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ABSTRACT 
This project serves as a basis to investigate the performance of a PWM generator 
circuit. This is due to available PWM generation method cannot cover a wide 
operation frequency and wide duty cycle range. PWM signal had been used in 
various application including power system, communication and control systems. 
Pulse-width modulation (PWM) is a very efficient way of providing intermediate 
amounts of electrical power between fully on and fully off. A simple power 
switch with a typical power source provides Full power only, when switched on. 
PWM is a comparatively-recent technique, made practical by modern electronic 
power switches. This project will focus on PWM generation in high frequency of 
1 MHz. The aim of this work is to generate PWM signal at 1 MHz frequency with 
duty cycle ranging from 30 % to 70 %. During the process, various parameters 
like duty cycle, rise and fall time, and signal resolution is observed to determine 
the quality of PWM signal generated. From the findings, this work will determine 
the suitable conditions that can be implemented in suitable application using this 
PWM generation technique. intersective method. 
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1.1 Background of Stud), 
Pulse Width Modulation (PWM) is the widely used technique various switching 
applications. The implementation of PWM over traditional linear switching is 
preferable as the switching loss (I2R loss) found in traditional linear switching is 
not present in PWM switching. Pulse-width modulation (PWM) is a very efficient 
way in providing intermediate amounts of electrical power between fully on and 
fully off A simple power switch with a typical power source provides full power 
only, when switched on. PWM is a comparatively-recent technique. made 
practical by modern electronic power switches, in example: switching of 
MOSFETs in power electronic converters namely AC to DC converter (rectifier). 
DC to AC converter (inverter), DC to DC converter (chopper) and AC to AC 
converter (cycloconverter). 
Pulse-width modulation (PWM) of a signal or power source involves the 
modulation of its duty cycle, to either convey information over a communications 
channel or control the amount of power sent to a load. 
In this work, PWM is generated using intersective method by comparing the 
sawtooth waveform as modulating signal and DC level voltage as reference 
voltage in 1 MHz frequency. 
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1.2 Problem Statements 
The available means of PWM generation is basically restricted in terms of 
operating frequency (usually low frequency) and duty cycle ranges.. Apart from 
that, the complexity of the circuit and the cost itself is the main drawback of 
generating high frequency PWM signal. The first challenge of this project is how 
to generate PWM signal at I MHz frequency with varying duty cycles ranging 
from 30 % to 70 %. PWM signal is derived from sawtooth waveform. So, it is 
important to study how sawtooth waveform is generated and then manipulating 
the signal using several methods to get PWM signals. The sawtooth waveform is 
derived from the function generator and PWM generator circuit is built to get I 
Ml-Iz PWM signal. This work will investigate the performance of the proposed 
circuit in terms of range of duty cycles and the resolutions of PWM signals in 1 
MHz Frequency. This work will he verified with several PWM chips found in the 
market. 
1.3 Objective and Scope of Study 
The objective of this study is to determine whether the proposed PWM generator 
circuit is able to perform in I MHz with wide range of duty cycle and have good 
resolution. Sawtooth waveform as the modulating signal in PWM circuit will be 
studied as well. This includes the study of various ways to generate sawtooth 
signal and make comparison between the methods. The scope of study will cover 
the theory of PWM generation and the theory of operation of the proposed circuit. 





2.1 PWM Signal 
PWM is important to control power switches as it provides intermediate electrical 
power between fully on and fully off. The interval during fully on time will 
determine the amount of power being transferred by the power switch. The 
proportion of on time in regular interval or period of time is tended as duty cycle 
and express in percentage. 100% means the switch is being fully switched on 
while 0% means the switch is being fully switch off. Hence, the duty cycle value 
determines the amount of power transferred j 11. Duty cycle is directly 
proportional to the amount of power transferred. So, low duty cycle indicates low 





Where z= duration oftime when fully ON 
T= the period of the function 
, ý 
The PWM in this project is obviously applied for power application in the 
converter circuit. PWM has several advantages [2] of normal switching method. 
PWM provides lesser power loss during switching (power loss in the form of heat 
from 12 R losses), faster switching hence high frequency circuit application is 
possible and relatively low cost as the devices needed is lesser and the circuit 
construction is made simpler with the use of semiconductor switches and devices. 
2.2 Sawtooth Waveform 
Sawtooth waveform is used as modulating signal in PWM generation. Sawtooth 
waveform is a kind of non-sinusoidal waveform. The name sawtooth is derived 
from its resemblance to the teeth on the blade of a saw. Sawtooth wave ramps 
upward and then sharply drops. 
The general mathematical form of sawtooth waveform, is based on the floor 
function of time t, in the range -1 to 1, and with period a, can be expressed in (2) 
below: 
1t t1 




RMS voltage, Vand average voltage, i ürg in sawtooth signal is related with 
peak voltage, V,, ti, frequency, f and duration of the signal itself [3]. The RMS 
voltage, V,.,,, s is expressed in (3) below: 









Sawtooth signal is derived directly from the function generator which is set at I 
Ml-Iz frequency and fed to the inverting input of the OP-AMP or comparator in 
the PWM generator circuit. 
2.3 Comparator 
A comparator is an electronic device which compares two voltages or currents and 
switches its output to indicate which is larger. The operational amplifier or op- 
amp is suitable way to implement voltage comparator as it has a well balanced 
difference input and high gain [4]. These characteristics allow the op-amps to 
serve as comparator. To make op-amp to operate as comparator, the op-amp 
should operate in open-loop configuration. 
The output of op-amp will be at the most positive voltage when non-inverting 
input voltage (V-t-) is higher than inverting input (V-). Otherwise, the op-amp 
output is at the most negative voltage it can when the non-inverting input (V+) 
drops below the inverting input (V-). 
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2.4 Comparator Feedbacks 
The effect of output in different feedback configuration in the op-amp also needs 
to be investigated to determine the suitable feedback configuration that fits the 
purpose ofthis project. 
2.4.1 Positive feedback 
In this configuration, the output voltage is routed back to the non-inverting input 
as shown in Figure 1. 
j ntr! 
Vill 
Figure 1: Positive feedback comparator 
In this configuration, the output tends to be in the state that its already in. A slight 
change in the voltage would not change the output state. The output state only 
occurs when the voltage is at the most positive or at the most negative input [5]. 
Therefore, we can say that it latches between one of the two states, saturated 
positive or saturated negative. This condition is known technically as hysteresis. 
6 
2.4.2 Negative feedback 
This configuration is realized by connecting the output with the inverting input as 




Figure 2: Negative feedback comparator 
In this configuration, a voltage follower is created when op-amp is directly 
connected to the inverting input (-). Any signal voltage that is impressed to the 
non-inverting input will be seen at the output. With this feedback configuration, 
the op-amp will always try to drive the output voltage to any differential voltage 
necessary to make the voltage difference practically zero. It can be concluded that 
op-amp in this configuration always try to reach a point of equilibrium [6]. 
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2.5 Transistor biasing 
Transistors must be properly biased to ensure correct operation. Biasing is 
commonly consists of' resistor networks. 't'here are various ways of' biasing 
transistor including fixed bias, sell-bias and combination bias. In the proposed 
circuit, fixed bias technique is used. Using this bias method, a biasing resistor is 
connected between the collector supply, R( and the base, R/3 [7]. This is a very 
simple arrangement and the connection is shown in the Figure 3 below. 
Figure 3: Fixed biasing diagram 
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2.6 Common emitter connection 
There are three ways that a transistor can be connected in a circuit: Common 
emitter, common base and common collector 171. In this proposed circuit. the 
transistor is connected using common emitter connection. This transistor 
connection provides amplification of signal in the circuit. It features good voltage, 
current and power gain sufficient enough for this circuit's purpose. It has low 
input resistance. The input signal is applied between the base and the emitter, a 
low resistance and low current circuit. When the input signal goes to positive 
values, the base goes to positive values, decreasing the forward bias hence 
reducing the corrector current and increases the collector voltage. The collector 
current that flows through the high resistance reversed bias junction also flows 
through a high resistance load resulting in high level of amplification. The output 
signal goes negative when the input signal goes positive. The connection is shown 










Figure 4: Amplification using common emitter connection 
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The amplification amount is called Gain. It is the ratio of the output over the 
input. Different value of gain is obtained with different transistor configurations 
although the same transistor is used. The selection of configuration to be selected 
is subject to the type of application. The current gain, /3 or also expressed as h/. -E in 
the common emitter connection is the relationship of collector current to base 
current as expressed in (5) below [81: 
alc 
h`c -ß AIB 
(5) 
Resistance gain, R is the ratio of output resistance and input resistance as 





Voltage gain. E is the sum of current gain, /3 multiplied by resistance gain, R as 
expressed in (7) below: 
E= xR ß 
(7) 
Power gain, P is the sum of current gain, /3 multiplied by voltage gain, E as 




2.7 Creation of PWM signal 
To create PWM signal. the sawtooth waveform as modulation signal and DC sine 




Figure 5: PWM generator block diagram 
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This method is called intersective method 19]. When the value of DC reference 
signal (green) is greater than the sawtooth modulation signal (r(2d) the PWM 
signal (hIm. ) is in high state as shown in Figure 6. When the DC reference signal 
value is smaller than the sawtooth modulation signal, the PWM signal enters the 
low state. It is noted that the duty cycle width is determined by the reference 
voltage V,, ,f of the DC level signal. 











. Time (s) 
---- Time (s) 
Figure 6: Source signal and PWM signal graph 
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2.8 Rise time and fall time 
In practical application, the PWM signal is not perfectly a square wave. It will 
take some time to change from one voltage level to another known rise time, 1, 
and fill time, 1j. Rise time, 1, is the difference between the time when the signal 
crosses a low state to the time when the signal crosses the high state while fall 
time, if is the difference between the time when the signal crosses a high state to 
the time when the signal crosses the low state [10]. This can be represented in 




Figure 7: Rise time and fall time in PWM signal. 
º Time 
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2.9 Resolution of PWM signal 
From rise time and fall time, the resolution of PWM signal can also be 
determined. The resolution of the signal determines the quality of the signal [II]. 
Resolution is the time taken between the 10% and 90% point of the rise time as 





Figure 8: Determining resolution ofa PWM signal 
Time 
Resolution is expressed in nanoseconds (ns). Smaller time (in nanoseconds) will 
give better resolution to the signal. In high frequency PWM, the resolution will be 
measured to determine the performance of PWM signal generation using 




3.1 Process Flowchart 
Determine sawtooth waveform generation method 
Is the method 
applicable? 
PWM generator design 
Is the design 
suitable? 
Experimentation and verification 
Is the result 
acceptable? 
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3.2 Required Hardware 
In this experimentation, the hardware is needed to build the related circuits for 
analysis and testing purposes. 
Table I: Required hardware and, software 
Hardware Functions / Use 
Voltage comparator Compares sawtooth waveform input with DC 
(operational amplifier) level reference voltage to generate PWM signal. 
Produces needed waveform and signal for 
Function generator 
experimentation activities. 
Captures the waveform in the circuit for 
Oscilloscope 
analysis. 
To take important readings (voltage, current, 
Digital Multimeter (DMM) 
resistance etc. ) on the physical circuit. 
Provide mean of building a circuit and 
Printed Circuit Board (PCB) 
customize it when needed. 
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3.3 Components and Tools 
3.3.1. Comparator 
As for comparator, MAX944 is the component of choice [ 12]. The advantage of 
this comparator is it uses single supply thus reducing the circuit complexity. This 
IC houses for comparators that is suitable for generating multiple P WM signal. 
The basic specifications are as follows: 
Supply voltage : 2.7V - 6.0V 
Input voltage range : -0.2V to +0.2V 
JLT, a 
I? d. A- 














Figure 9: MAX944 pin layout [ 12] 
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3.3.2. 't'ransistor Characteristics 
For amplification purposes, the circuit uses PN2222A. NPN general purpose 
amplifier. This component can be used as a medium power amplifier for. the 
circuit [ 13]. The important electrical characteristics are as follows: 
Table 2: On characteristics of PN2222A NPN transistor 
Symbol Parameter Test condition Min. Max. Units 
hf. f; DC Current Gain IC = 0. I mA, VCE =I OV 35 
IC = I. OmA, VCF. =I OV 50 
IC =I OmA, VCE =I OV 75 
IC =l OmA, VCE =l OV, 35 
(Ta = -55°C) 
IC = 150mA, VCE = IOV * 100 300 
IC =l 50mA, VCE =l OV * 50 
IC = 500mA, VCE =l OV * 40 
VcLýruý Collector- IC = 150mA, VCE =l OV 0.3 V 
Emitter IC = 500mA, VCE = 10V 1.0 V 
Saturation 
Voltage 
I"BL'(snt) Base-Emitter IC = 15OmA, VCE =l OV 0.6 1.2 V 
Saturation IC = 500rnA, VCE =l OV 2.0 V 
Voltage 
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3.3.3. Sawtooth Generation 
For the first attempt to generate sawtooth waveform, a circuit has been built as 













Figure 10 : Sawtooth generator circuit 
11F 1114 
The oscillation frequency of the triangle wave by choosing the suitable R and C 





However, it is difficult to precisely tune the circuit at I Mllz. This is due to there 
are no component with correct value available and tolerance in resistor. The 
resistors actual values are measured using digital multimeter first to investigate 
the effect of component values to the frequency. The R and C' value combinations 
are shown in Table 3. 
19 
Table 3: Capacitor value combinations and observed oscillation frequency 
Capacitor, C value 
(F) 
Actual Resistor, R value 
(a) 
Actual Frequency, F 
(Hz) 
I iiF 500.00 S2 970.874 kHz 
4.7 nF 106.38 S2 1.063 MHz 
220 pF 2.40 kS2 946.97 kHz 
330 pF 1.515 kg2 1.0101 MI-Iz 
470 pF 1.063 kf2 1.0638 MHz 
To simplify the process and reduce the variations in oscillation frequency of the 
sawtooth wave, the wave is derived from a function generator that is able to 
provide more precise waveform with the desired frequency of 1 Mhz. This 
function generator will replace the circuit above and will be used throughout the 
project onwards. 
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3.3.4. PWM Generator Circuit 
']'his circuit as shown in Figure 11 below has been constructed to derive PWM 
signal for this project's purposes [ 15 J. 
5V 
0 
220k0 R2 4700 R3 

















The required PWM signal for this experimentation is 20% - 90% duty cycle at 
frequency of 1000 kHz (I Ml-1z). The frequency of the signal is controlled by the 
frequency of the sawtooth wave input from the function generator. To make sure 
Q, 
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that sawtooth signal is fully detected by the reference signal, capacitor C, and 
resistor R, is added to shift up a bit the sawtooth waveform. This is to ensure that 
this circuit can generate PWM signal with duty ratio from 30% to 70%. The 
power delivered by the PWM is heavily influenced by the power supplied 
(1/'(, (, =5V) to the circuit and PWM duty ratio, D as shown in (10) below: 
Pdelivered = VCC XD 
(10) 
The duty ratio can also be expressed by the ON time, t,,,, over the period of the 




This circuit amplifies the signal a bit using 2N2222 NPN transistor connected in 
common emitter configuration. The current gain. (3 for this transistor is 75 is a 





The determination of resistor at the base, R2 and resistor at the load, R3 are as 
follows (13) and (14): 
R2 = 









It is noted that rectangular pulse is inverse to the sawtooth waveform. However, 
since this transistor is an inverting amplifier, the PWM signal produced is not 
inverted. For controlling I)C reference signal, voltage divider circuit is used. The 
amount of DC voltage is related by equation (15) below: 
Vnr = 
Vcc x R4 
-., u VR, + R4 
(15) 
Resistor R4 is connected before ground to prevent DC voltage from falling too 
much under the bottom edge of the shifted sawtooth signal. By doing this, the 
whole range of potentiometer VRI will have active influence on PWM duty cycle. 
1-fence, PWM duty ratio is set by adjusting the potentiometer FR1 in the circuit. 
?; 
CHAPTER 4 
RESULTS AND DISCUSSIONS 
4.1 PWM waveform in various frequencies 
To determine the frequency operation of this PWM generator circuit, the 
frequency of sawtooth waveform is varied by adjusting frequency knob of the 
function generator. The duty cycle is fixed at 50 % to compare the quality of 
PWM signal generated at different frequency. It is observed that the higher the 
frequency, the signal is more susceptible to noise as shown in these figures below. 
7010 /IYl / I8 17A 1: 10 
C111ýSOV - 7ýrs/dr 
DC 19 1 
RJ-Lf2. lZJ 
airacol" Rlac 80, OOn9 Fa)1 160. Ons Frog 201.6kHz 
VroA C. 060us Duly 50.8% 
-Fata. . Olfeel. -Record Length- -Trigger. 
SDwoIhing : OFF C411 : LLOV Main : 41( Able : AUTO 
OW : FUL CI12 : OAOV Zoam : 4K Type : FDOF CH1 f 
Delay : 0.0ns 
tlold Off : MlN1ML*A 
Figure 12 : 50 % duty cycle PWM signal at 200 kI-Iz 
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, FNter, Onset, , Record LenglM , Trigger, 
Smoothing : O(( CHI : O. OV Main : 2K Mode AUTO 
BW : RILL C112 : 000V Zoom : 2K Type (DO( 0112 _f Delay 0.0ns 
Hold Oll : MINIMUM 
Figure 13 : 50 % duty cycle PWM signal at 400 kHz 
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DC 10.1 _ (tuv/dv) NoiLA: 200MS /s 
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SmootWng : OFF 
UW : FULL 
-Record length. Trigger. 
Main : 2K Mode AUTO 
loam : 2K Type : EDGE CN2 § 
Deby OAe" 
Hold 011: MINIMUM 
"oHceb 
un aw 
cru a. oOV 
Figure 14 : 50 % duty cycle PWM signal at 600 kHz 
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Stopped 2010/02/18 17: 48855 
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Yll- -Olim. : Record Length- " Irigger- 
SmoOlNng : Olf CHI OOV Main IK Mode : AUTO 
BW : FOIL CH2 0100V Zoom : IK Type EDGE CH2 
Oelay 0.001 
Hold Off : MINIMUM 
Figure 15 : 50 % duty cycle PWM signal at 800 kI-Iz 
. {Ytm. . urrut. 
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Type EDOI C112 
Delay : D. Ons 
Hold Off : MINIMUM 
Figure 16 : 50 % duty cycle PWM signal at 1000 kHz (1 MHz) 
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The frequency of each 50 % duty cycle PWM signal and its respective peak 
voltages are recorded in Table 4 below: 
Table 4: Frequency and Peak Voltage for 50 % Duty Cycle PWM 
Frequency, f (kHz) Peak Voltage, V, (V) 
200 kHz 50 V 
400 kHz 50 V 
600 kI-lz 50 V 
800 kHz 50 V 
1000 kHz (I MI-lz) 50 V 
From Table 4, it is observed that the circuit is able to generate PWM signal with 
50 % duty cycle from frequency of 200 kHz up to 1 MHz and maintaining the 
same peak voltage. This shows that the generator circuit can maintain the same 
peak voltage within that frequency range. 
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4.2 PWM waveform of l Mllz frequency with varying duty cycles 
To determine performance of this PWM generator circuit at 1 MHz frequency, the 
duty cycle is varied by changing the value of DC level voltage. This is done by 
adjusting the resistance value of potentiometer VIZ] in the circuit. The duty cycle 
is varied from 20 % to 90 % to compare the quality of PWM signal generated at 
different duty cycles. It is observed that the PWM signal is less susceptible to 
noise when the duty cycle is between 30 % to 70 %. The rise time and fall time of 
each signal is also recorded. 
Topprd 
-- ___ 
7910/05/06 I5: 9/: 38 
CHI-2VV ` K/av 








timoolNng : OFF CHI 
OW : fULL C1(1 : 
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DAV Zoom : 1K Type [DGL Clii f 
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IIOIA Oil : MIRIMOM 
Figure 17: 1 Ml-lz PWM with 20 % duty cycle 
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Figure 19 :1 MHz PWM with 40 % duty cycle 
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Figure 23 :1 MHz PWM with 80 % duty cycle 
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Figure 24: 1 MHz PWM with 90 % duty cycle 
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The rise time, fall time and average peak voltage at every duty cycle is recorded in 
fable 5 below: 
Table 5: Rise time, fall time and average peak voltage of 1 MHz PWM signal at 
different duty cycles 
Duty Cycle (%) Rise time, tr (ns) Fall time, tf(ns) 
Average Peak 
Voltage, VpA (V) 
20 % 40.00 ns 30.00 ns 48 V 
30 % 30.00 ns 30.00 ns 48 V 
40 % 40.00 ns 60.00 ns 48 V 
50 % 40.00 ns 30.00 ns 48 V 
60 % 40.00 ns 60.00 ns 48 V 
70 % 
-30.0011S 60.00 ns 48 V 
80 % 50.00 ns 80.00 ns 48 V 
90 % 40.00 ns 50.00 ns 48 V 
From Table 5, the average rise time is 38.75 ns and average fall time is 50.00 ns. 
However, the average peak voltage is maintained at 48 V in each duty cycles. The 
best range of operation of this PWM generator circuit is from 30 % to 70 % duty 
cycle at 1 MHz because the rise time shows little variation in this range. 
 JJ 
4.3 Resolutions of PWM signals 
The resolution of I Ml-lz PWM signals at various duty cycles are also recorded as 
shown in these figures below. The resolution of' PWM signals generated is 
acceptable and the best resolution and low noise combination is observed between 
30 % and 70 % duty cycle. This shows that the lower the signal noise, the better 
the resolution. The signal resolutions are also listed in the Table 6 below. 
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Figure 25: Resolution of 20 % duty cycle I MHz PWM 
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Figure 27: Resolution of 40 % duty cycle I MHz PWM 
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Figure 29 : Resolution of 60 % duty cycle 1 MHz PWM 
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Figure 31 : Resolution of 80 % duty cycle 1 MI-Iz PWM 
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Figure 32 : Resolution of 90 % duty cycle I MHz PWM 
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The PWM signal resolutions are recorded in Table 6 below: 
Table 6: I MI-lz PWM signal resolutions at different duty cycles 
Duty Cycle Resolution (ns) 
20% 0.30 div x 100 ns/div = 30 ns 
30 % 0.40 div x 100 ns/div = 40 ns 
40 % 0.20 div x 100 ns/div = 20 ns 
50% 0.20 div x 100 ns/div = 20 ns 
60 % 0.20 div x 100 ns/div = 20 ns 
70% 0.18 div x 100 ns/div = 18 ns 
80 % 0.40 div x 100 ns/div = 40 ns 
90 % 0.30 div x 100 ns/div = 30 ns 
The average resolution for I MI-Iz PWM signal at different duty cycles as 
computed from Table 6 is 27.25 ns. From the resolution table, it is observed that 
from 40 % to 70 % duty cycle, the resolution is the most consistent. 
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CHAPTER-5 
CONCLUSION AND RECOMMENDATION 
In general, the attempt to generate PWM signal at 1 MHz had been successful 
with certain limitation. At low frequency, from 200 kI-Iz to 600 kHz, the circuit is 
less susceptible to noise. It is observed that the circuit is not fully capable of 
varying the duty cycle very much at 1 MHz. The best PWM that the circuit can 
generate is in the range of 30 % to 70 % duty cycle at 1 MHz frequency. This 
capability is sufficient enough for driving power MOSFETs in power electronic 
converters (buck/boost converter). Very wide duty cycle range is not really 
needed as the variation of duty cycle is minimal. This is the most demanding 
application that requires high frequency operation. However, this circuit had at 
least surpassed the capability of some PWM chips found in the market. PWM chip 
in the market had two limitations. The first limitation is the operating frequency is 
not as high as 1 MHz although the range of duty cycle it can operate is high (from 
0% to 100 %). Second limitation is the narrow duty cycle range of PWM 
available although been able to operate at I Ml-Iz. This circuit had addressed to 
this limitation better by providing wider duty cycle range and the ability to operate 
at high frequency (1 MI-Iz). The comparison can be observed in Table 7 
[16][17][18]: 
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Table 7: Comparison of different PWM generation methods 
PWM Generation Method Frequency Duty Cycle 
PWM Generator Circuit 0 kHz - 1000 kHz (1 MHz) 20 %- 90 % 
TL494 chip 10 kI Iz 0%-45% 
UC3823A chip 0.9 MHz - 1.1 MHz < 100 % 
SG3526 chip 1 kI-Iz - 400 kI-Iz 0%-45% 
The circuit's performance can be better by revising and modifying the original 
circuit construction. In this circuit, the transistor is biased using fixed-bias. The 
arrangement is very simple in this type of bias but carries a heavy withdraw [19]. 
This type of bias is very sensitive to variation in temperature. The DC operating 
point or quiescent point (Q-point) will change from change in ambient 
temperature or from current flow within the transistor. The change in Q-point is 
undesirable because it affects the amplification gain and may result into distortion 
on the output signal. The suggested biasing for this circuit is by using combination 
bias [20]. This configuration combines fixed and self bias type of transistor 
biasing. Using this configuration, the stability of transistor operation can be 
improved and the limitations on other configurations are overcome. For sensitive 
high frequency PWM, operation it is recommended to use PWM function 
generator despite the limited availability of such devices. The use of PWM 
generator chip is recommended if PWM duty cycle variation is not really needed. 
However, the circuit used in this project is an average performer due to its wide 
frequency and duty cycle range. It is suitable for testing purposes where acquiring 
of those PWM chips and PWM function generator is not possible. 
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MAX944 HIGH-SPEED, LOW-POWER, 3V/5V, RAIL-TO- 
RAIL, SINGLE SUPPLY COMPARATORS DATA SHEET 
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y9-0229; Rev 9; 3109 
Features 
" Available in AMAX Package 
for Automotive Applications 
" Optimized for 3V and 5V Applications 
(Operation Down to 2.7V) 
" Fast, 80ns Propagation Delay (5mV Overdrive) 
" Rail-to-Rail Input Voltage Range 
" Low 350pA Supply Current per Comparator 
" Low, 1 mV Offset Voltage 
" Internal Hysteresis for Clean Switching 
" Outputs Swing 200mV of Power Rails 
" CMOS/TTL-Compatible Outputs 
" Output Latch (MAX941 Only) 
" Shutdown Function (MAX941 Only) 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
General Description 
-1-he MAX941/MAX942/MAX944 are single/dual/quad 
If---, igh-speed comparators optimized for systems pow- 
red from a 3V or 5V supply. These devices combine 
i-ligh speed, low power, and rail-to-rail inputs. 
t{'ropagation delay is 80ns, while supply current is only 
50pA per comparator. 
--- he input common-mode range of the MAX941/ 
i`/1AX942/MAX944 extends beyond both power-supply 
rails. The outputs pull to within 0.4V of either supply rail 
without external pullup circuitry, making these devices 
, jeal for interface with both CMOS and TTL logic. All 
* -put and output pins can tolerate a continuous short- 
Circuit fault condition to either rail. 
I eternal hysteresis ensures clean output switching, 
maven with slow-moving input signals. The MAX941 fea- 
t ilres latch enable and device shutdown. 
yhe single MAX941 and dual MAX942 are offered in a 
Zjny pMAXO package. Both the single and dual MAX942 
re available in 8-pin DIP and SO packages. The quad 









PART TEMP RANGE PIN- PACKAGE 
MAX941CPA 0°C to +70°C 8 Plastic DIP 
MAX941CSA 0°C to +70°C 8 SO 
MAX941 EPA -40°C to +85°C 8 Plastic DIP 
MAX941 ESA - 40°C to +85°C 8 SO 
MAX941 EUA-T -40°C to +85°C 8 NMAX 
MAX941AUA-T -40°C to +125°C 8 jMAX 
Ordering Information continued at end of data sheet. 
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/MAXIM Maxim Integrated Products t 
for pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642 
pr visit Maxim's website at www. ffiaxim4c. com. 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
ABSOLUTE MAXIMUM RATINGS 
Power-Supply Ranges 8-Pin AMAX (derate 4lmW/°C above +70'C)... .......... 
33OmW 
Supply Voltage V+ to GND 
_ ................ ....................... +6.5V 
14-Pin Plastic DIP (derate 10.00mW/°C above +70°C).. 800mW 
Differential Input Voltage 
.......................... -0.3V 
to (V+ + 0.3V) 14-Pin SO (derate 8.33mW/°C above +70°C).............. 667mW 
Common-Mode Input Voltage .................. -0.3V to 
(V+ + 0.3V) Operating Temperature Ranges 
LATCH Input (MAX941 only) .................... -0.3V 
to (V+ + 0.3V) MAX94_C_ _ ...................................................... 
0°C to +70°C 
SHDN Control Input (MAX941 only) ....... .. -0.3V 
to (V+ + 0.3V) MAX94_E_ _ ............. ................................... ..... -40°C 
to +85°C 
Current Into Input Pins 
............................... ................... ±20mA 
MAX94_AUA................. ............ ..................... -40°C to +125°C 
Continuous Power Dissipation (TA = +70°C) MAX942MSA .................................................. -55°C 
to +125°C 
8-Pin Plastic DIP (derate 9.09mW/°C above +70°C) ... 
727mW Storage Temperature Range ............................. -65°C 
to +150°C 
8-Pin SO (derate 5.88mW/°C above +70°C) ................ 
471mW Lead Temperature (soldering, 10s) ................................. +300°C 
Stresses beyond those fisted under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional 
operation of life device at those or any other conditions beyond those indicated in the operational sections of the specifications is not implied. 
Exposure to 
absolute maximum rating conditions for extended periods may affect device reliability. 
ELECTRICAL CHARACTERISTICS 
(V+ = 2.7V to 5.5V, TA = TMiN to TMAX, unless otherwise noted Typical values are at TA = +25°C. 
) (Note 14) 
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS 
Positive Supply Voltage V+ 2.7 5.5 V 
Input Voltage Range VCMR (Note 1) -0.2 V+ + 0.2 V 
MAX94_C_ _, 
MAX94_EP_, 13 
TA = +25°C MAX94_ES_, MAX942MSA mV 
Input-Referred Trip 
VOM =0 or MAX941_UNMAX942_UA 14 
VTRIP VCM = V+ Points (Note 2) MAX94_C__, MAX94_EP_, 4 TA = TMIN 







TA = +25°C MAX94_ES_, MAX942MSA mV 
VCM =0 or MAX941 UA/MAX942 UA 13 
_ _ Input Offset Voltage VOS VCM = V+ 
(Note 3) MAX94_C_ _, 
MAX94_EP_, 3 TA = TMIN MAX94_ES_, MAX942MSA mV to TMAX 
MAX941_UNMAX942_UA 5.5 
VIN = VOS, VCM =0 or MAX94_C 150 300 nA Input Bias Current Ig VOM = V+ (Note 4) MAX94_E/A, MAX942MSA 150 400 
Input Offset Current los VIN = VOS, VCM =0 or V+ 10 150 nA 




80 300 Common-Mode Rejection 
Ratio 
CMRR (Note 5) MAX94_ES_, MAX942MSA pVN 
MAX941_UNMAX942_UA 80 800 
j 
MAX94_C_ _. MAX94_EP_, 80 300 Power-Supply Re ection I PSRR 2.7V : r. V+ s 5.5V, MAX94_ES_, MAX942MSA pVN Ratio VOM = 0V MAX941_UNMAX942_UA 80 350 
t Hi hV lt t O V 
(SOURCE = 400pA V+ - 0.4 V+ - 0.2 V g o age u pu OH (SOURCE = 4mA V+ - 0.4 V+ - 0.3 
lt tL V O t V 
ISINK = 400pA 0.2 0.4 V ow age pu o u OL (SINK = 4mA 0.3 0.4 
Output Leakage Current (LEAK (Note 6) 1 pA 
2 OYIAX1/VI 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
ELECTRICAL CHARACTERISTICS (continued) 
(V+ = 2.7V to 5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C. ) (Note 14) 
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS 
V+ = 3V 
MAX941 380 600 
MAX942/MAX944 350 500 
Supply Current per Comparator Icc V+ 5V MAX941 430 700 pA = MAX942/MAX944 400 600 
MAX941 only, shutd own mode (V+ = 3V) 12 60 
Power Dissipation per PD (Note 7) 
MAX941 1.0 4.2 
mW Comparator MAX942/MAX944 1.0 3.6 
Pro ation Dela a 
tpD+, (Not 8) 
MAX94_C 80 150 
ns p g y tPD e MAX94_E/A, MAX942MSA 80 200 
Differential Propagation Delay dtPD (Note 9) 10 ns 
Propagation Delay Skew (Note 10) 10 ns 
Logic Input Voltage High VIH (Note 11) 2+0.4 2 V 
Logic Input Voltage Low VIL (Note 11) 22-0.4 V 
Logic Input Current IlL. IIH VLOGIC =0 or V+ (Note 11) 2 10 pA 
Data-to-Latch Setup Time ts (Note 12) 20 ns 
Latch-to-Data Hold Time tH (Note 12) 30 ns 
Latch Pulse Width tLPW MAX941 only 50 ns 
Latch Propagation Delay tLPD MAX941 only 70 ns 
Shutdown Time (Note 13) 3 us 
:. [_ - .. (Note 13) 0 
Note 1: Inferred from the CMRR test. Note also that either or both inputs can be driven to the absolute maximum limit (0.3V 
beyond either supply rail) without damage or false output inversion. 
Note 2: The input-referred trip points are the extremities of the differential input voltage required to make the comparator output 
change state. The difference between the upper and lower trip points is equal to the width of the input-referred hysteresis 
zone (see Figure 1). 
Note 3: VOS is defined as the center of the input-referred hysteresis zone (see Figure 1). 
Note 4: The polarity of Ig reverses direction as VCM approaches either supply rail. See Typical Operating Characteristics for more 
detail. 
Note 5: Specified over the full common-mode range (VCMR). 
Note 6: Applies to the MAX941 only when in shutdown mode. Specification is for current flowing into or out of the output pin for 
VOUT driven to any voltage from V+ to GND. 
Note 7: Typical power dissipation specified with V+ = 3V: maximum with V+ = 5.5V. 
Note 8: Parameter is guaranteed by design and specified with VOD = 5mV and CLOAD = 15pF in parallel with 400pA of sink or 
source current. VOS is added to the overdrive voltage for low values of overdrive (see Figure 2). 
Note 9: Specified between any two channels in the MAX9421MAX944. 
Note 10: Specified as the difference between tpD+ and tpD- for any one comparator. 
Note 11: Applies to the MAX941 only for both SHDN and UMH pins. 
Note 12: Applies to the MAX941 only. Comparator is active with LATCH pin driven high and is latched with LA H pin driven low 
(see Figure 2). 
Note 13: Applicable to the MAX941 only. Comparator is active with SHDN pin driven high and is in shutdown with SHDN pin driven 
low. Shutdown disable time is the delay when SHDN is driven high to the time the output is valid. 
Note 14: The MAX941 UA and MAX942_UA are 100% production tested at TA = +25°C. Specifications over temperature are 
guaranteed by design 
/Vi AXI /VI 
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High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Typical Operating Characteristics 
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High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Typical Operating Characteristics (continued) 
(V+ =3 0V, TA = +26"C, unless otherwise noted. ) 
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High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Typical Operating Characteristics (continued) 
(V+ = 3.0V, TA - +25°C, unless otherwise noted 

















MAX941 MAX942 MAX944 
- 1 1 OUTA Comparator A Output 
- 2 2 INA- Comparator A Inverting Input 
- 3 3 INA+ Comparator A Noninverting Input 
1 8 4 V+ Positive Supply (V+ to GND must be s 6.5V) 
- 5 5 INB+ Comparator B Noninverting Input 
- 6 6 NB- Comparator B Inverting Input 
- 7 7 OUTB Comparator B Output 
- - 8 OUTC Comparator C Output 
- - 9 NC- Comparator C Inverting Input 
- - 10 INC+ Comparator C Noninverting Input 
6 4 11 GND Ground 
- - 12 IND+ Comparator D Noninverting Input 
- - 13 ND- Comparator D Inverting Input 
- - 14 OUTD Comparator D Output 
2 - - IN+ Noninverting Input 
3 - - IN- Inverting Input 
4 - - SHDN 
Shutdown: MAX941 is active when SHDN is driven high; MAX941 is in shutdown 
when SHDN is driven low. 
5 - - R --W rc 
The output is latched when L-A-MR is low. The latch is transparent when UVrCR 
is high. 
7 - - OUT Comparator Output 
8 - - N. C. No Connection. Not internally connected. 
PROPAGATION DELAY (tpp. ) 
6 /VI/1XIM 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Figure 1. Input and Output Waveform, Noninverting Input 
Varied 
Detailed Description 
The MAX941/MAX942/MAX944 single-supply compara- 
tors feature internal hysteresis, high speed, and low 
power. Their outputs are guaranteed to pull within 0.4V 
of either supply rail without external pullup or pulldown 
circuitry. Rail-to-rail input voltage range and low-volt- 
age single-supply operation make these devices ideal 
for portable equipment. The MAX941/MAX942/ 
MAX944 interface directly to CMOS and TTL logic. 
Timing 
Most high-speed comparators oscillate in the : inear 
region because of noise or undesired parasitic feed- 
back. This tends to occur when the voltage on one 
input is at or equal to the voltage on the other input. To 
counter the parasitic effects and noise, the MAX941/ 
MAX942/MAX944 have internal hysteresis. 
The hysteresis in a comparator creates two trip points: 
one for the rising input voltage and one for the falling 
input voltage (Figure 1). The difference between the trip 
points is the hysteresis. When the comparator's input 
voltages are equal, the hysteresis effectively causes 
one comparator input voltage to move quickly past the 
other, thus taking the input out of the region where 
oscillation occurs. Standard comparators require hys- 
teresis to be added with external resistors. The 
MAX941/MAX942/MAX944's fixed internal hysteresis 
eliminates these resistors and the equations needed to 
determine appropriate values. 
Figure 1 illustrates the case where IN- is fixed and IN+ 
is varied. If the inputs were reversed, the figure would 
look the same, except the output would be inverted. 
The MAX941 includes an internal latch that allows stor- 
age of comparison results. The LATCH pin has a high 
input impedance. PýrCRH is high, the latch is transpar- 
ent (i. e., the comparator operates as though the latch is 
not present). The comparator's output state is stored 
when LA H is pulled low. All timing constraints must 
be met when using the latch function (Figure 2). 
Shutdown Mode (MAX941 Only) 
The MAX941 shuts down when SHDN is low. When shut 
down, the supply current drops to less than 60pA, and 
the three-state output becomes high impedance. The 
SHDN pin has a high input impedance: Connect 
SHDN to V+ for normal operation. Exit shutdown with 
H high. otherwise, the output will be indeterminate. 
Input Stage Circuitry 
The MAX941/MAX942/MAX944 include internal protec- 
tion circuitry that prevents damage to the precision 
input stage from large differential input voltages. This 
protection circuitry consists of two back-to-back diodes 
between IN+ and IN- as well as two 4.1kQ resistors 
(Figure 3). The diodes limit the differential voltage 
applied to the internal circuitry of the comparators to be 
no more than 2VF, where VF is the forward voltage drop 
of the diode (about 0.7V at +25°C). 
For a large differential input voltage (exceeding 2VF), 
this protection circuitry increases the input bias current 
at IN+ (source) and IN- (sink). 
Input Current = 
(IN+ - IN-) - 2VF 
2x4.1kc2 
Input current with large differential input voltages 
should not be confused with input bias current (Ia). As 
long as the differential input voltage is less than 2VF, 
this input current is equal to Ig. The protection circuitry 
also allows for the input common-mode range of the 
MAX941/MAX942/MAX944 to extend beyond both 
power-supply rails. The output is in the correct logic 
state if one or both inputs are within the common-mode 
range. 
/NIAXVVI 7 































Figure 2. MAX941 Timing Diagram with Latch Operator 
Output Stage Circuitry 
The MAX941/MAX942/MAX944 contain a current-driven 
output stage as shown in Figure 4. During an output 
transition, ISOURCE or ISINK is pushed or pulled to the 
output pin. The output source or sink current is high 
during the transition, creating a rapid slew rate. Once 
the output voltage reaches VOH or VOL. the source or 
sink current decreases to a small value, capable of 
maintaining the VOH or VOL static condition. This signifi- 
cant decrease in current conserves power after an out- 
put transition has occurred. 
One consequence of a current-driven output stage is a 
linear dependence between the slew rate and the load 
capacitance. A heavy capacitive load will slow down a 
voltage output transition. This can be useful in noise- 




Circuit Layout and Bypassing 
The high gain bandwidth of the MAX941/MAX942/ 
MAX944 requires design precautions to realize the 
comparators' full high-speed capability. The recom- 
mended precautions are: 
1) Use a printed circuit board with a good, unbro- 
ken, low-inductance ground plane. 
2) Place a decoupling capacitor (a 0.1pF ceramic 
capacitor is a good choice) as close to V+ as 
possible. 
3) Pay close attention to the decoupling capacitor's 
bandwidth, keeping leads short. 
4) On the inputs and outputs, keep lead lengths 
short to avoid unwanted parasitic feedback 
around the comparators. 
5) Solder the device directly to the printed circuit 
board instead of using a socket. 
a /V1.9X1/VI 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Figure 3. Input Stage Circuitry 














Figure 5.3.3V Digitally Controlled Threshold Detector 
Al 
Figure 4. Output Stage Circuitry 
Figure 6. Line Transceiver Application 
/VI/1X1/VI g 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
-Ordering 
Information (continued) Chip Information 
PART TEMP RANGE 
PIN 
PACKAGE 
MAX942MSA/PR -55°C to +125°C 8 SO 
MAX942CPA 0°C to +70°C 8 Plastic DIP 
MAX942CSA 0°C to +70°C 8 SO 
MAX942EPA -40°C to +85°C 8 Plastic DIP 
MAX942ESA -40°C to +85°C 8 SO 
MAX942EUA-T -40°C to +85°C 8 VMAX 
MAX942AUA-T -40°C to +125°C 8 jMAX 
MAX944CPD 0°C to +70°C 14 Plastic DIP 
MAX944CSD 0°C to +70°C 14 SO 
MAX944EPD 
-40°C to +85°C 
14 Plastic DIP 
MAX944ESD -40°C to +85°C 14 SO 
PROCESS: BiPOLAR 
10 /HI AXI M 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Package Information 
(For the latest package outline information and land patterns, go to www maxim-ic. com/packages ) 
PACKAGE TYPE PACKAGE CODE DOCUMENT NO. 
8 NMAX US-1 21-0036 
8 Plastic DIP P8-1 21- 4 
8 SO S8-2 21-0041 
14 Plastic DIP P14-3 21-0043 







SIDE VIEW FRONT MEW 
NOTES: 
1. D&E DO NOT INCLUDE MOLD FLASH. 
2 MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15MM (006"). 
3. CONTROLLING DIMENSION: MILLIMETERS. 
4. COMPLIES TO JEDEC MO-187, LATEST REVISION, VARIATION AA. 
5. MARKING SHOWN IS FOR PKG. ORIENTATION ONLY. 
6. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PbFREE (+) PKG. CODES. 

























































0.0207 BSC f 
PKG. CODES: 




PACKAGE OUTLINE, 8L uMAX/uSOP 
APPROVAL DOCUMENT CONTROL O. REV 
21-0036 L 
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High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Package Information (continued) 





IIIj A3 Ii 
Ii 0'-15' ti Al 
e ý-- -Bi 
_.. B e4-1 
It 
e13- 
-INCHES MILLIMETERS INCHES MILLIMETERS 
MIN MAX MIN MAX MIN MAX MIN MAX N MSOQI 
A --- 0,180 --- 4.572 D 0.348 0.390 8.84 9.91 8 AB 
Al 0.015 --- 0.38 --- D 0.735 0.765 18.67 19.43 14 AC 
A2 0,125 0,175 3.18 4.45 D 0.745 0.765 18.92 19.43 16 AA 
A3 0.055 0.080 1.40 2.03 D 0.885 0.915 22.48 23.24 18 AD 
B 0.015 0.022 0.381 0.56 D 1.015 1.045 25.78 26.54 20 AE 





C 0.008 0.014 0.2 0,355 D 1.360 1.380 1 34.541 35.05 2 Q ý5 
Dl 0.005 0.080 0.13 2.03 
E 0.300 0,325 7.62 8.26 NOTES, 
1 0.240 0.310 6.10 7,87 
1. DLE INCLUDE MLD 
. MOLDDFDLAaSH 
OR PROT U4IONSLNOT 2 
e 0.100 BSC. 2.54 BSC. TO EXCEED . 15mn 
(. 006') 
DIMEN ER O N I 




JEDEC MS001SX X AS SHOWN 
eB 0,400 BSC. 10.16 BSC. IN ABO VE TABLE 
L 0,115 0.150 2.921 3.81 
5. SIMILIAR TO JEDEC MO-05BAB 
6. N= NUMBER OF PINS 
GMZIKOOCý0PACKAGE FAMILY OUTLINE: PDIP . 300' 








High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Package Information (continued) 























































DIM MIN MAX MIN MAX N M5012 
D 0.189 0.197 4.80 5.00 8 AA 
D 0.337 0.344 8.55 8.75 14 AB 





1. D&E DO NOT INCLUDE MOLD FLASH. 
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (. 006"). 
3. LEADS TO BE COPLANAR WITHIN 0.10mm (. 004"). 
4. CONTROLLING DIMENSION: MILLIMETERS. 
5. MEETS JEDEC MS012. 





ýýýýýýý ýýýý21-0041 ýB ý 
























High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Revision History 
REVISION REVISION DESCRIPTION 
PAGES 
NUMBER DATE CHANGED 
8 12/08 Added SO package diagram and removed transistor count 10 
9 3/09 Corrected Ordering Information for MAX944ESD 10 
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product, No circuit patent licenses are 
implied Maxim reserves the right to change the circuitry and specifications without notice at any time. 
14 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600 
© 2009 Maxim Integrated Products is a registered trademark of Maxim Integrated Products, Inc. 
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NPN General Purpose Amplifier 
" This device is for use as a medium power amplifier and switch requiring collector currents up to 500mA. 




Absolute Maximum Ratings * Ta= 25- C unless otherwise noted 
PZT2222A 
February 2009 
Symbol Parameter Ratings Units 
VCEO Collector-Emitter Voltage 40 V 
VCBO Collector-Base Voltage 75 V 
VEBO Emitter-Base Voltage 6.0 V 
IC Collector Current 1.0 A 
TSTG Operating and Storage Junction Temperature Range - 55 - 150 C 
This ratings are limiting values above which the serviceabitty of any semiconductor device may be impaired 
NOTES: 
1) These rating are based on a manmum junction temperature of 150 degrees C 
2) These are steady limits The factory should be consulted on applications uwdving pulsed or low duty cycle operations 
Thermal Characteristics T, =25°C unless othewse noted 
S b l P 
Max. 
U it ym o arameter 
PN2222A 'NMBT2222A "PZT2222A 
n s 
P 
Total Device Dissipation 









R4 Thermal Resistance, Junction to Case 83.3 °C/W 
RA. Thermal Resistance, Junction to Ambient 200 357 125 °C/W 
Derry nmL~ on FR-4 PCB 1.6 . IV. O D5' 
" Devoe married on FR4 PCB Mi. n. 1I)mm '1 . 
5mm. movwrp pad for the catleclu Iead mn 6an7. 
0 2007 Fairchild Semiconductor Corporation 
PN2222AfMMBT2222A/PZT2222A Rev. 1.0.0 I 
www. fairchildsemi. com 
Electrical Characteristics T, =25'Cmle salt senoetl 
Symbol Parameter Test Condition Min. Max. Units 
Off Characteristics 
BV(BR)CEO Collector-Emtäer Breakdown Voltage' IC =1 OmA, IB =0 40 V 
BV(BR)CBO ColleCtor-Base Breakdown Voltage Ic = 101rA, IE =0 75 V 
BV(BR)EBO Emitter-Base Breakdown Voltage IE = 101iA, IC =0 6.0 V 
ILEX Collector Cutoff Current VCE = 60V, VEB(A = 3.0V 10 nA 






IEBO Emitter Cutoff Current VEB = 3.0V, IC =0 10 nA 
IBr Base Cutoff Current VCE = 6W VEB(06) = 3. OV 20 nA 
On Characteristics 
hFE DC Current Gain IC = 0.1mA, VCE = 10V 
Ic=1.0mA, VcE=1W 
Ic = 10rnA, VCE = 10V 
IC =1 OmA, VCE =1 OV, Ta = -55°C 
IC = 150n VCE = 10V 
Ic = 150mA, VCE =1 OV " 
















VBE(sat) Base-Emitter Saturation Voltage " Ic = 150mA, VCE = 10V 
IC = 5014, VCE = 10V 
0.6 1.2 
2.0 
V F V 
Small Signal Characteristics 
fT Current Gain Bandwidth Product IC = 20mA, VCE = 20M f= 100MHz 300 MHz 
C0 Output Capacitance VCB = 'IN, lE = 0, f= 1MHz 8.0 pF 
COO Input Capacitance VEB = 0.5V, IC = 0, f= 1MHz 25 pF 
rb'Cc Collector Base Time Constant IC = 20rnA, VCB = 20V, f= 31.8MHz 150 PS 
NF Noise Figure IC =1 O01iA, VCE = 10V 
R5 = 1.01(0, f=1.0KHz 
4.0 dB 
Re(h1e) Real Part of Common-Emitter 
High Frequency Input Impedance 
IC = 20mA, VCE = 20V. f= 300MHz 60 0 
Switching Characteristics 
td Delay Time VCC = 30V. VEB(off) = 0.5V, 10 ns 
Rise Time 
IC = 150mA, IBt = 15mA 25 ns 
t5 Storage Time VCC = 30V, IC = 150mA, 225 ns 
4 Fall Time 
IBS = IB2 = 15mA 
60 ns 
' Pulst Test PWt VVk Mf ; 300ps, Duty Cyde . 2.0% 
O 2007 Fairchild Semiconductor Corporation www. fairchildsemi. com 
















Typical Pulsed Current Gain 




















0.3 13 10 30 100 300 
1c"COLLECTOR CURRENT (-A) 
Figure 1. Typical Pulsed Current Gain 
vs Collector Current 
Base-Emitter Saturation 
Voltage vs Collector Current 
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Figure 3. Base-Emitter Saturation Voltage 
vs Collector Current 
Collector-Cutoff Current 
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TA - AMBIENT TEMPERATURE (, C) 
Figure 5. Collector Cutoff Current 
vs Ambient Temperature 
0 2007 Fairchild Semiconductor Corporation 
















Voltage vs Collector Current 
10 ioo 
1c- COLLECTOR CURRENT (mA) 
Figure 2. Collector-Emitter Saturation Voltage 










Base-Emitter ON Voltage vs 
Collector Current 
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Figure 4. Base-Emitter On Voltage 
vs Collector Current 
25 
Emitter Transition and Output 
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REVERSE BIAS VOLTAGE (V) 
C 
100 
Figure 6. Emitter Transition and Output Capacitance 
vs Reverse Bias Voltage 































Turn On and Turn Off Times 











Figure 1. Turn On and Turn Off Times 
vs Collector Current 
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TEMPERATURE ("C) 
Figure 3. Power Dissipation vs 
Ambient Temperature 
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Figure 5. Common Emitter Characteristics 
O 2007 Fairchild Semiconductor Corporation 
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Common Emitter Characteristics 
VCE=10V 
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1c "COLLECTOR CURRENT (mA) 
Figure 4. Common Emitter Characteristics 
Common Emitter Characteristics 
60 
I. 3 
Ic- 10 mA 
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Vcz - COLLECTOR VOLTAGE (V) 
Figure 6. Common Emitter Characteristics 
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The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and 
is not intended to be an exhaustive list of all such trademarks. 
ACEx® 














Global Power Resources" 
Green FPS'" 
















































FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS 
HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF 
THE APPUCATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE 
UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF 
FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE 
PRODUCTS. 
UFE SUPPORT POLICY 
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN UFE SUPPORT DEVICES OR 
SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. 
As used herein. 
1. Life support devices or systems are devices or systems 2. A cnbcal component is any component of a life support 
which. (a) are intended for surgical implant into the body. or device or system whose failure to perform can be reasonably 
(b) support or sustain We, and (c) whose failure to perform expected to cause the failure of the life support device or 
when properly used in accordance with instructions for use system. or to affect its safety or effectiveness. 
provided in the labeling, can be reasonably expected to result 
in significant injury to the user. 
PRODUCT STATUS DEFINITIONS 
Definition of Terms 
Datasheet Identification Product Status Definition 
Advance Information Formative or In Design 
This datasheet contains the design specifications for product development 
Specifications may change in any manner without notice. 
This datasheet contains preliminary data, supplementary data will be pub- 
Prelrrrnary First Production fished at a later date. Fairchild Semiconductor reserves the right to make 
changes at any time without notice to improve design. 
No Identification Needed Full Production This datasheet contains final specifications. Fairchild Semiconductor reserves 
the right to make changes at any time without notice to improve design. 
This datasheet contains specifications on a product that has been discontin- 
Obsolete Not In Production ued by Fairchild semiconductor. The datasheet is printed for reference infor- 
mation only. 
0 2007 Fairchild Semiconductor Corporation 
PN2222A1MM©T2222AjPZT2222A Rev. 1.0.0 5 
Rev 131 
www. fairchildsemi. com 
APPENDIX C 
TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS 
DATA SHEET 
47 
4 TEXAS INSTRUMENTS 
www. ti. com 
FEATURES 
" Complete PWM Power-Control Circuitry 
" Uncommitted Outputs for 200-mA Sink or 
Source Current 
" Output Control Selects Single-Ended or 
Push-Pull Operation 
" Internal Circuitry Prohibits Double Pulse at 
Either Output 
" Variable Dead Time Provides Control Over 
Total Range 
" Internal Regulator Provides a Stable 5-V 
Reference Supply With 5% Tolerance 
" Circuit Architecture Allows Easy 
Synchronization 
TL494 
PULSE-WIDTH-MODULATION CONTROL CIRCUITS 
SLVS074E-JANUARY 1983-REVISED FEBRUARY 2005 







































The TL494 incorporates all the functions required in the construction of a pulse-width-modulation (PWM) control 
circuit on a single chip. Designed primarily for power-supply control, this device offers the flexibility to tailor the 
power-supply control circuitry to a specific application. 
The TL494 contains two error amplifiers, an on-chip adjustable oscillator, a dead-time control (DTC) comparator, 
a pulse-steering control flip-flop, a 5-V, 5%-precision regulator, and output-control circuits. 
The error amplifiers exhibit a common-mode voltage range from -0.3 V to Vcc -2V. The dead-time control 
comparator has a fixed offset that provides approximately 5% dead time. The on-chip oscillator can be bypassed 
by terminating RT to the reference output and providing a sawtooth input to CT, or it can drive the common 
circuits in synchronous multiple-rail power supplies. 
The uncommitted output transistors provide either common-emitter or emitter-follower output capability. The 
TL494 provides for push-pull or single-ended output operation, which can be selected through the output-control 
function. The architecture of this device prohibits the possibility of either output being pulsed twice during 
push-pull operation. 
The TL494C is characterized for operation from 0°C to 70°C. The TL4941 is characterized for operation from 
-40°C to 85°C. 
AVAILABLE OPTIONS 
PACKAGED DEVICESI11 
TA SMALL OUTLINE PLASTIC DIP SMALL OUTLINE SHRINK 
SMALL THIN SHRINK 
OUTLINE SMALL OUTLINE (D) (N) (NS) (DB) (PW) 
0°C to 70°C TL494CD TL494CN TL494CNS TL494CDB TL494CPW 
-40°C to 85°C TL4941D TL4941N - - - 
(1) The D, DB, NS, and PW packages are available taped and reeled. Add the suffix R to device type (e. g., TL494CDR). 
© Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas 
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 
PRODUCTION DATA information is current as of publication dato. Copyright © 1983-2005, Texas Instruments Incorporated Products conform to specifications por the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters 
TL494 
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Vi = GND Single-ended or parallel output 
V1 = Vrel Normal push-pull operation 
FUNCTIONAL BLOCK DIAGRAM 
OUTPUT CTRL 
(see Function Table) 
RT 
CT 
= 0.1 V 











= 0.7 V 
Error Amplifier I 
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TL494 
PULSE-WIDTH-MODULATION CONTROL CIRCUITS 
Absolute Maximum Ratingst't 
over operating free-air temperature range (unless otherwise noted) 
SLVS074E-JANUARY 1983-REVISED FEBRUARY 2005 
MIN MAX UNIT 
Vcc Supply voltage(2) 41 V 
Vi Amplifier input voltage Vcc + 0.3 V 
VO Collector output voltage 41 V 
Io Collector output current 250 mA 
0 package 73 
DB package 82 
OVA Package thermal impedance(3)(4) N package 67 "C/vv 
NS package 64 
PW package 108 
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260 'C 
Ts, Storage temperature range -65 150 "C 
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings 
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating 
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 
(2) All voltages are with respect to the network ground terminal. 
(3) Maximum power disipation is a function of Tj(max). O. and TA. The maximum allowable power dissipation at any allowable ambient 
temperatire is Po = (Tj(max) - TA)/OJA. Operating at the absolute maximum Tj of 150°C can affect reliability. 
(4) The package thermal impedance is calculated in accordance with JESD 51-7. 
Recommended Operating Conditions 
MIN MAX UNIT 
Vcc Supply voltage 7 40 V 
Vi Amplifier input voltage -0.3 Vcc -2 
V 
Vo Collector output voltage 40 V 
Collector output current (each transistor) 200 mA 
Current into feedback terminal 0.3 mA 
fosc Oscillator frequency 1 300 kHz 
CT Timing capacitor 0.47 10000 nF 
RT Timing resistor 1.8 500 kf2 
TL494C 0 70 
C TA Operating free-air temperature 
TL4941 -40 85 
3 
TL494 
PULSE-WIDTH-MODULATION CONTROL CIRCUITS 




www. ti. com 
over recommended operating free-air temperature range, Vcc = 15 V. f= 10 kHz (unless otherwise noted) 
Reference Section 
PARAMETER TEST CONDITIONS(1) 
TL494C, TL4941 
MIN TYP(2) MAX 
T UNI 
Output voltage (REF) lo =1 mA 4.75 5 5.25 V 
Input regulation Vcc =7V to 40 V 2 25 mV 
Output regulation 10 =1 mA to 10 mA 1 15 mV 
Output voltage change with temperature ATA = MIN to MAX 2 10 mVN 
Short-circuit output current(3) REF =0V 25 mA 
(1) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. 
(2) All typical values, except for parameter changes with temperature, are at TA = 25°C. 
(3) Duration of short circuit should not exceed one second. 
Oscillator Section 
CT = 0.01 µF, RT = 12 kit (see Figure 1) 
PARAMETER TEST CONDITI N (l) 
TL494C, TL4941 
UNIT O S 
MIN TYP(2) MAX 
Frequency 10 kHz 
Standard deviation of frequencyl3l All values of Vcc, CT, RT, and TA constant 100 Hz/kHz 
Frequency change with voltage Vcc =7V to 40 V, TA = 25°C 1 Hz/kHz 




For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. 
All typical values, except for parameter changes with temperature, are at TA = 25°C. 
Standard deviation is a measure of the statistical distribution about the mean as derived from the formula: 
N 




(4) Temperature coefficient of timing capacitor and timing resistor are not taken into account. 
Error-Amplifier Section 
See Figure 2 
P 
TL494C, TL4941 
ARAMETER TEST CONDITIONS 
MIN TYPO) MAX 
UNIT 
Input offset voltage Vo (FEEDBACK) = 2.5 V 2 10 mV 
Input offset current Vo (FEEDBACK) = 2.5 V 25 250 nA 
Input bias current Vo (FEEDBACK) = 2.5 V 0.2 1 pA 
Common-mode input voltage range Vcc =7V to 40 V -0.3 to Vcc-2 V 
Open-loop voltage amplification \Vo =3V. Vo = 0.5 V to 3.5 V, RL =2 kit 70 95 dB 
Unity-gain bandwidth Vo = 0.5 V to 3.5 V, RL =2 kid 800 kHz 
Common-mode rejection ratio AVo = 40 V, TA = 25°C 65 80 dB 
Output sink current (FEEDBACK) Vio = -15 mV to -5 V, V (FEEDBACK) = 0.7 V 0.3 0.7 mA 
Output source current (FEEDBACK) Vio = 15 mV to 5 V. V (FEEDBACK) = 3.5 V -2 mA 
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TL494 
PULSE-WIDTH-MODULATION CONTROL CIRCUITS 
SLVS074E -JANUARY 1983-REVISED FEBRUARY 2005 
Electrical Characteristics 
over recommended operating free-air temperature range, Vcc = 15 V, f= 10 kHz (unless otherwise noted) 
Output Section 
PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT 
Collector off-state current VCE = 40 V. Vcc = 40 V 2 100 µA 
Emitter off-state current Vcc = Vc = 40 V, VE =0 -100 µA 
Common emitter VE = 0, Ic = 200 mA 1.1 1.3 V Collector-emitter saturation voltage Emitter follower Vo Ci or C2) = 15 V, IE _ -200 mA 
1.5 2.5 
Output control input current Vi = Vrer 3.5 mA 
(1) All typical values, except for temperature coefficient, are at TA = 25°C. 
Dead-Time Control Section 
See Figure 1 
PARAMETER TEST CONDITIONS MIN TYPt1t MAX UNIT 
Input bias current (DEAD-TIME CTRL) V, =0 to 5.25 V -2 -10 ILA 
Maximum duty cycle, each output 
V, (DEAD-TIME CTRL) = 0, CT = 0.01 IiF, 
RT=12kI2 
45 % 
Zero duty cycle 3 3.3 V Input threshold voltage (DEAD-TIME CTRL) Maximum duty cycle 0 
(1) All typical values, except for temperature coefficient, are at TA = 25°C. 
PWM Comparator Section 
See Figure I 
PARAMETER TEST CONDITIONS MIN TYPt1I MAX UNIT 
Input threshold voltage (FEEDBACK) Zero duty cyle 4 4.5 
V 
Input sink current (FEEDBACK) V (FEEDBACK) = 0.7 V 0.3 0.7 mA 
(1) All typical values, except for temperature coefficient, are at TA = 25°C. 
Total Device 
PARAMETER TEST CONDITIONS MIN TYPO) MAX UNIT 
RT = Vret. Vcc = 15 V 6 10 mA Standby supply current All other inputs and outputs open v cc = 40 V 9 15 
Average supply current V, (DEAD-TIME CTRL) =2V, See Figure 1 7.5 mA 
(1) All typical values, except for temperature coefficient, are at TA = 25°C. 
Switching Characteristics 
TA = 25"C 
PARAMETER TEST CONDITIONS MIN TYP0I MAX UNIT 
Rise time 
F 
100 200 ns 
Fall time 
Common-emitter configuration, See igure 3 
25 100 ns 
Rise time 
ll ti E itt f fi S Fi 4 100 200 ns 
Fall time er- gura m o ower con on, ee gure 40 100 ns 
(1) All typical values, except for temperature coefficient, are at TA = 25°C. 
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TL494 
PULSE-WIDTH-MODULATION CONTROL CIRCUITS 
SLVS074E-JANUARY 1983-REVISED FEBRUARY 2005 
PARAMETER MEASUREMENT INFORMATION 
Vcc=15V 
50 kit 
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Figure 1. Operational Test Circuit and Waveforms 
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TL494 
PULSE-WIDTH-MODULATION CONTROL CIRCUITS 
SLVS074E-JANUARY 1983-REVISED FEBRUARY 2005 
PARAMETER MEASUREMENT INFORMATION 
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L-------J 
TEST CIRCUIT 
NOTE A: CL includes probe and jig capacitance. 
OUTPUT VOLTAGE WAVEFORM 






(See Note A) 
TEST CIRCUIT 
Output 
OUTPUT VOLTAGE WAVEFORM 
NOTE A: CL includes probe and jig capacitance. 
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RT - Timing Resistance - f2 
t Frequency variation (df) is the change in oscillator frequency that occurs over the full temperature range. 
Figure 5. 
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PACKAGING INFORMATION 
PACKAGE OPTION ADDENDUM 
28-May-2007 
Orderable Device Status (') Package Package Pins Package Eco Plan (2> Lead/Ball Finish MSL Peak Temp (3) 
Type Drawing Qty 
TL494CD ACTIVE SOIC D 16 40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CDBR ACTIVE SSOP DB 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CDBRE4 ACTIVE SSOP DB 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CDBRG4 ACTIVE SSOP DB 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CDE4 ACTIVE SOIC D 16 40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CDG4 ACTIVE SOIC D 16 40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CDR ACTIVE SOIC D 16 2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CDRE4 ACTIVE SOIC D 16 2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CDRG4 ACTIVE SOIC D 16 2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CJ OBSOLETE CDIP J 16 TBD Call TI Call TI 
TL494CN ACTIVE PDIP N 16 25 Pb-Free CU NIPDAU N/A for Pkg Type 
(RoHS) 
TL494CNE4 ACTIVE PDIP N 16 25 Pb-Free CU NIPDAU N/A for Pkg Type 
(RoHS) 
TL494CNSR ACTIVE SO NS 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CNSRG4 ACTIVE SO NS 16 2000 Green (RoHS & CU NIPDAU Level- 1-260C-UNLIM 
no Sb/Br) 
TL494CPW ACTIVE TSSOP PW 16 90 Green (RoHS & CU NIPDAU Level- 1 -260C-UN LIM 
no Sb/Br) 
TL494CPWE4 ACTIVE TSSOP PW 16 90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CPWG4 ACTIVE TSSOP PW 16 90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CPWLE OBSOLETE TSSOP PW 16 TBD Call TI Call TI 
TL494CPWR ACTIVE TSSOP PW 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CPWRE4 ACTIVE TSSOP PW 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494CPWRG4 ACTIVE TSSOP PW 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL4941D ACTIVE SOIC D 16 40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL494IDE4 ACTIVE SOIC D 16 40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL4941DG4 ACTIVE SOIC D 16 40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM 
no Sb/Br) 
TL4941DR ACTIVE SOIC 0 16 2500 Green (RoHS & CU NIPDAU Level- 1-260C-UNLIM 
no Sb/Br) 
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PACKAGE OPTION ADDENDUM 
28-May-2007 






Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) 
no Sb/Br) 
TL4941DRG4 ACTIVE SOIC D 16 2500 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-1-260C-UNLIM 
TL4941N ACTIVE PDIP N 16 25 Pb-Free 
(RoHS) 
CU NIPDAU NIA for Pkg Type 
TL494INE4 ACTIVE PDIP N 16 25 Pb-Free 
(RoHS) 
CU NIPDAU N/A for Pkg Type 
TL494MJ OBSOLETE CDIP J 16 TBD Call TI Call TI 
TL494MJB OBSOLETE CDIP 1 16 TBD Call TI Call TI 
(1) The marketing status values are defined as follows: 
ACTIVE: Product device recommended for new designs. 
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. 
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in 
a new design. 
PREVIEW: Device has been announced but is not in production. Samples may or may not be available. 
OBSOLETE: TI has discontinued the production of the device. 
(21 Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check 
http: //www. ti. com/productcontent for the latest availability information and additional product content details. 
TBD: The Pb-Free/Green conversion plan has not been defined. 
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements 
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered 
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. 
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and 
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS 
compatible) as defined above. 
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame 
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) 
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder 
temperature. 
Important Information and Disclaimer: The information provided on this page represents Ti's knowledge and belief as of the date that it is 
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the 
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take 
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on 
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited 
information may not be available for release. 
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI 




www. [i. com 
TAPE AND REEL INFORMATION 
REEL DIMENSIONS 
I--T-71 
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE 





4- KO r-P1- 
AO Dimension designed to accommodate the component width 
BO Dimension designed to accommodate the component length 
KO Dimension designed to accommodate the component thickne 
I- Reel Width (W1) 





'All dimensions are nominal 





















TL494CDBR SSOP DB 16 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 01 
TL494CDR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 01 
TL494CDR SOIL D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 
TL494CNSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 , 12.0 16.0 01 
TL494CPWR TSSOP PW 16 2000 330.0 12.4 7.0 5.6 1.6 8.0 12.0 Q1 
TL4941DR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 
Pack Materials-Page 1 
`ýla TEXAS 
INSTRUMENTS 
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PACKAGE MATERIALS INFORMATION 
19-Mar-2008 
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) 
TL494CDBR SSOP DB 16 2000 346.0 346.0 33.0 
TL494CDR SOIC D 16 2500 346.0 346.0 33.0 
TL494CDR SOIC D 16 2500 333.2 345.9 28.6 
TL494CNSR SO NS 16 2000 346.0 346.0 33.0 
TL494CPWR TSSOP PW 16 2000 346.0 346.0 29.0 
TL4941DR SOIL D 16 2500 333.2 345.9 28.6 
Pack Materials-Page 2 
MECHANICAL DATA 
MSS0002E - JANUARY 1995 - REVISED DECEMBER 2001 
DB (R-PDSO-G**) 
















2,00 MAX 0,05 MIN 0,10 
PLASTIC SMALL-OUTLINE 
PINS " 
14 16 20 24 28 30 38 
DIM 
A MAX 6.50 6,50 7,50 8,50 10,50 10,50 12,90 
A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 
40400651E 12/01 
NOTES: A. All linear dimensions are in millimeters. 
B. This drawing is subject to change without notice. 
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. 
D. Falls within JEDEC MO-150 
TEXAS 
INSTRUMENTS 
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F, El Fo. -ld 
PLASTIC SMALL-OUTLINE PACKAGE 
PINS "" 14 16 20 24 
DIM 
A MAX 10,50 10,50 12,90 15,30 




NOTES: A. All linear dimensions are in millimeters. 
B. This drawing is subject to change without notice. 
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15. 
MECHANICAL DATA 
MTSS001C - JANUARY 1995- REVISED FEBRUARY 1999 
PW (R-PDSO-G") 
14 PINS SHOWN 
{ o, 1s _? 0,05 
o, 1oCM) 
Seating Plane " 
0,10 
PLASTIC SMALL-OUTLINE PACKAGE 
Gage Plane 
PINS " 
8 14 16 20 24 28 
DIM 
A MAX 3,10 5,10 5,10 6,60 7,90 9,80 
A MIN 2,90 4,90 4,90 6.40 7,70 9,60 
4040064/F 01/97 
NOTES: A. All linear dimensions are in millimeters. 
B. This drawing is subject to change without notice. 
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. 










---i ý_ 1,20 Max 
POST OFFICE BOX 655303 " DALLAS, TEXAS 75265 
J (R-GDIP-T**) 
14 LEADS SHOWN 
B 
14 8 
f-) f-) r) onnr 
UUUUUUý, 
'iý- 0.065 (1.65) 0,045 (1,14) 
C 
CERAMIC DUAL IN-LINE PACKAGE 
PINS "+ 
DIM 









BSC BSC BSC BSC 







B MIN - - 















0.005 (0,13) MIN 0.015 5 0,38 
1T 
0.200 (5,08) MAX 
1 
_III LO 26 0,66 -ý1 Ir 0.014 0,36) 
10.100 (2,54) 0.100 2,54 
Seating Plane 








NOTES: A. All linear dimensions are in inches (millimeters), 
B. This drawing is subject to change without notice. 
C. This package is hermetically sealed with a ceramic lid using glass frit. 
D. Index point is provided on cop for terminal identification only on press ceramic glass frit seal only. 
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4040047-5/J 09/09 
NOTES: A. All linear dimensions are in inches (millimeters). 
B. This drawing is subject to change without notice. 
Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall 
not exceed . 006 
(0,15) per end. 
Body width does not include interlead flash. Interleod flash shall not exceed . 017 
(0,43) per side. 
























Example Board Layout 
(Note C) 
Solder Mask Define Pad 










A. All linear dimensions ore in millimeters. 
B. This drawing is subject to change without notice. 
C. Refer to IPC7351 for alternate board design. 
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should 
contact their board assembly site for stencil design recommendations. Refer to IPC-7525 
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IMPORTANT NOTICE 
Texas instruments incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, 
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should 
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are 
sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. 
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard 
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where 
mandated by government requirements, testing of all parameters of each product is not necessarily performed. 
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and 
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide 
adequate design and operating safeguards. 
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, 
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information 
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a 
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual 
property of the third party, or a license from TI under the patents or other intellectual property of TI. 
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied 
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive 
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional 
restrictions. 
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all 
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not 
responsible or liable for any such statements. 
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably 
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing 
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and 
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products 
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be 
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in 
such safely-critical applications. 
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are 
specifically designated by TI as military-grade or "enhanced plastic. " Only products designated by TI as military-grade meet military 
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at 
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. 
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are 
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated 
products in automotive applications, TI will not be responsible for any failure to meet such requirements. 
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UC1823A, UC2823A, UC2823B, 
UC3823A, UC3823B, UC1825A, 
UC2825A, UC2825B, UC3825A, UC3825B 
SLUS334D - AUGUST 1995 - REVISED NOVEMBER 2008 
HIGH-SPEED PWM CONTROLLER 
FEATURES 
" Improved Versions of the UC38231UC3825 
PWMs 
" Compatible with Voltage-Mode or 
Current-Mode Control Methods 
" Practical Operation at Switching Frequencies 
to 1 MHz 
" 50-ns Propagation Delay to Output 
" High-Current Dual Totem Pole Outputs 
(2-A Peak) 
" Trimmed Oscillator Discharge Current 
" Low 100-pA Startup Current 
" Pulse-by-Pulse Current Limiting Comparator 









EAOUTý PWM COMPARATOR 
osc 
ililý-- 1.25 V r--C 
DESCRIPTION 
The UC3823A and UC3823B and the UC3825A and 
UC3825B family of PWM controllers are improved 
versions of the standard UC3823 and UC3825 family. 
Performance enhancements have been made to several 
of the circuit blocks. Error amplifier gain bandwidth product 
is 12 MHz, while input offset voltage is 2 mV. Current limit 
threshold is assured to a tolerance of 5%. Oscillator 
discharge current is specified at 10 mA for accurate dead 
time control. Frequency accuracy is improved to 6%. 
Startup supply current, typically 100 pA, is ideal for off-line 
applications. The output drivers are redesigned to actively 
sink current during UVLO at no expense to the startup 
current specification. In addition each output is capable of 
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Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments 
semiconductor products and disclaimers thereto appears at the end of this data sheet 
i6 5.1 VREF 
R 
PRODUCTION DATA Information Is current as of publication data. Products Copyright 2004 -2008, Teas Inslvments Irico porated contwm to speclllcatlons per Ihe toms of Texas Instruments standard warranty. Production processing does not necessariy, include testing of all parameters. 
UC 1823A, UC2823A, U C2823 B, 
UC3823A, UC3823B, UC1825A, 
UC2825A, UC2825B, UC3825A, UC3825B 
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A These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during 
&_ 
_f storage or 
handling to prevent electrostatic damage to the MOS gates. 
DESCRIPTION (CONTINUED) 
Functional improvements have also been implemented in this family. The UC3825 shutdown comparator is now a 
high-speed overcurrent comparator with a threshold of 1.2 V. The overcurrent comparator sets a latch that ensures full 
discharge of the soft-start capacitor before allowing a restart. While the fault latch is set, the outputs are in the low state. 
In the event of continuous faults, the soft-start capacitor is fully charged before discharge to insure that the fault frequency 
does not exceed the designed soft start period. The UC3825 CLOCK pin has become CLK/LEB. This pin combines the 
functions of clock output and leading edge blanking adjustment and has been buffered for easier interfacing. 
The UC3825A and UC3825B have dual alternating outputs and the same pin configuration of the UC3825. The UC3823A 
and UC3823B outputs operate in phase with duty cycles from zero to less than 100%. The pin configuration of the UC3823A 
and UC3823B is the same as the UC3823 except pin 11 is now an output pin instead of the reference pin to the current 
limit comparator. "A" version parts have UVLO thresholds identical to the original UC3823 and UC3825. The "B" versions 
have UVLO thresholds of 16 V and 10 V, intended for ease of use in off-line applications. 
Consult the application note, The UC3823A, B and UC3825A, B Enhanced Generation of PWM Controllers, (SLUA125) for 




MAXIMUM 9.2V/8.4V 16V110V 












-40"C 8 "C 
< 100% UC2823ADW UC2823AN UC2823AQ UC2823BOW UC2823BN - to 5 
< 50% UC2825ADW UC2825AN UC2825AQ UC2825BDW UC2825BN - 
' 
< 100% UC3823ADW UC3823AN UC3823AQ UC3823BDW UC3823BN - 
-0 C to 70 C < 50% UC3825ADW UC3825AN UC3825AQ UC3825BDW UC3B25BN UC3825BQ 
(1) The DW and Q packages are also available taped and reeled. Add TR suffix to the device type (i. e., UC2823ADWR). To order quantities of 1000 









- 55`C to 125"C 
< 100% UC1823AJ, UC1823AJ883B, UC1823AJQMLV UC1823AL, UC1823AL883B 
< 50% UC1825AJ, UC1825AJ883B, UC1825AJQMLV UC1825AL, UC1825AL883B, UC1825ALQMLV 
PIN ASSIGNMENTS 
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TERMINAL FUNCTIONS 
UC1823A, UC2823A, UC2823B, 
UC3823A, UC3823B, UC1 825A, 
UC2825A, UC2825B, UC3825A, UC3825B 
SLUS334D - AUGUST 1995 - REVISED NOVEMBER 2008 
TERMINAL 
NAME 
NO. I/O DESCRIPTION 
Jor DW QorL 
CLKJLEB 450 Output of the internal oscillator 
CT 68I 
Timing capacitor connection pin for oscillator frequency programming. The timing capacitor should 
be connected to the device ground using minimal trace length. 
EAOUT 340 Output of the error amplifier for compensation 
GND 10 13 - Analog ground return pin 
ILIM 9 12 I Input to the current limit comparator 
INV 12I Inverting input to the error amplifier 
NI 23I Non-inverting input to the error amplifier 
OUTA 11 14 0 High current totem pole output A of the on-chip drive stage. 
OUTB 14 18 0 High current totem pole output B of the on-chip drive stage. 
PGND 12 15 - Ground return pin for the output driver stage 
Non-inverting input to the PWM comparator with 1.25-V internal input offset. In voltage mode 
RAMP 79I operation, this serves as the input voltage feed-forward function by using the CT ramp. In peak 
current mode operation, this serves as the slope compensation input. 
RT 57I Timing resistor connection pin for oscillator frequency programming 
SS 8 10 I Soft-start input pin which also doubles as the maximum duty cycle clamp. 
VC 13 17 - 
Power supply pin for the output stage. This pin should be bypassed with a 0.1-ftF monolithic ceramic 
low ESL capacitor with minimal trace lengths. 
VCC 15 19 - 
Power supply pin for the device, This pin should be bypassed with a 0.1-pF monolithic ceramic low 
ESL capacitor with minimal trace lengths 
VREF 16 20 0 
5.1-V reference. For stability, the reference should be bypassed with a 0.1-NF monolithic ceramic 
low ESL capacitor and minimal trace length to the ground plane. 
ABSOLUTE MAXIMUM RATINGS 
over operating free-air temperature range unless otherwise noted(1 I 
UNIT 
VIN Supply voltage, VC, VCC 22 V 
10 Source or sink current, DC OUTA, OUTB 0.5 A 
IO Source or sink current, pulse (0.5 fis) OUTA, OUTB 2.2 A 
INV, NI, RAMP -0.3 V to 7V 
Analog inputs 
ILIM, SS -0.3 V to 6V 
Power ground PGND ±0.2 V 
Outputs OUTA, OUTS limits PGND -0.3 V to VC +0.3 V 
ICLK Clock output current CLK/LEB -5 mA 
10(EA) Error amplifier output current EAOUT 5 mA 
ISS Soft-start sink current SS 20 mA 
IOSC Oscillator charging current RT -5 mA 
Tj Operating virtual junction temperature range -55°C to 150°C 
Tst Storage temperature -65'C to 150°C 
Lead temperature 1,6 mm (1116 inch) from case for 10 seconds -55CC to 150°C 
tSTG Storage temperature -65 C to 150'C 
Lead temperature 1,6 mm (1116 Inch) from cases for 10 seconds X00 C 
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and 
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not 
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 
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ELECTRICAL CHARACTERISTICS 
TA = -55'C to 125 C for the UC1823A/UC1625A, TA = -40 C to 85`C for the UC2823x/UC2825x, TA = 0`C to 70-C for the UC3823x/UC3825x, 
RT = 3.65 ks?, CT =1 nF. VCC = 12 V. TA =Tj (unless otherwise noted) 
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 
REFERENCE, VREF 
VO Ouput voltage range Tj= 25°C, 10 =1 mA 5.05 5.1 5.15 V 
Line regulation 12 V!; VCC <_ 20 V 2 15 
Load regulation 1 mA s IO < 10 mA 5 20 
mV 
Total output variation Line, load, temperature 5.03 5.17 V 
Temperature stability(1) T min < TA < T(max) 02 04 mV/ C 
Output noise voltage(1) 10 Hz <f< 10 kHz 50 I1VRMS 
Long term stability(1) Tj = 125"C, 1000 hours 5 25 mV 
Short circuit current VREF =0V 30 60 90 mA 
OSCILLATOR 
t 
T, f = 25'C 375 400 425 kHz 
fOSC ) Initial accuracy( RT = 6.6 ki), CT = 220 pF, TA = 25 C 0.9 1 1.1 MHz 
1 
Line, temperature 350 450 kHz 
Total variation( ) RT = 6.6 kit, CT = 220 pF, 0.85 1.15 MHz 
Voltage stability 12 V< VCC < 20 V 11,10 
Temperature stability(1) T(min) < TA < T(max) '/- 5% 
High-level output voltage, clock 3.7 4 
Low-level output voltage, clock 0 0.2 
Ramp peak 2.6 2.8 3 V 
Ramp valley 0.7 1 1.25 
Ramp valley-to-peak 1.6 1.8 2 
IOSC Oscillator discharge current RT = OPEN, VCT =2V 9 10 11 mA 
ERROR AMPLIFIER 
Input offset voltage 2 10 mV 
Input bias current 0.6 3 
Input offset current 0.1 1 
to 
Open loop gain 1V< VO <4V 60 95 
CMRR Common mode rejection ratio 1.5 V< VCM < 5.5 V 75 95 dB 
PSRR Power supply rejection ratio 12 V< VCC < 20 V 85 110 
10(sink) Output sink current VEAOUT =1V 1 2.5 
10 src Output source current VEAOUT =4V -0.5 -1.3 
mA 
High-level output voltage IEAOUT = -0.5 mA 4.5 4.7 5 
Low-level output voltage IEAOUT = -1 mA 0 0.5 1 
V 
Gain bandwidth product f= 200 kHz 6 12 Mhz 
Slew rate(t) 6 9 VIPs 
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ELECTRICAL CHARACTERISTICS 
TA = -55 C to 125 C for the UC1823A'UC1825A, TA = -40'C to 85'C for the UC2823x/UC2825x, TA = 0'C to 70`C for the UC3823x/UC3825x, 
RT = 3.65 kit. CT =1 nF, VCC = 12 V, TA = Tj (unless otherwise noted) 
PWM COMPARATOR 
(BIAS Bias current. RAMP VRAMP =0V -1 -8 pA 
Minimum duty cycle 0% 
Maximum duty cycle 85% 
ILEB Leading edge blanking time RLEB =2 kit, CLEB = 470 pF 300 375 450 ns 
RLEB Leading edge blanking resistance VCLK/LEB =3V 8.5 10.0 11.5 kt2 
V7DC Zero dc threshold voltage. EAOUT VRAMP =0V 1.10 1.25 1.4 V 
(DELAY Delay-to-output time VEAOUT = 2.1 V. VILIM =0V to 2V step 50 80 ns 
CURRENT LIMIT / START SEQUENCE ! FAULT 
Iss Soft-start charge current VSS= 2.5 V 8 14 20 pA 
VSS Full soft-start threshold voltage 43 5 V 
IDSCH Restart discharge current VSS= 2.5 V 100 250 350 pA 
ISS Restart threshold voltage 0.3 0.5 V 
(BIAS ILIM bias current VILIM =0V to 2V step 15 pA 
ICL Current limit threshold voltage 0.95 1 1.05 
Overcurrent threshold voltage 1.14 1.2 1.26 
V 
td Delay-to-output time, ILIM(1) VILIM =0V to 2V step 50 80 ns 
OUTPUT 
TOUT = 20 mA 0.25 0.4 
Low-level output saturation voltage (OUT = 200 mA 1.2 2.2 
V 
TOUT = 20 mA 1.9 2.9 
High-level output saturation voltage IOUT = 200 mA 2 3 
tr" 
if 
Rise/fall time(1) CL =1 nF 20 45 ns 
UNDERVOLTAGE LOCKOUT (UVLO) 
UC2823B, UC2825B, UC3825B, UC3825B 16 17 
Start threshold voltage UC1823A, UC1825A, UC2823A, UC2B25A 
UC3825A. UC3825A 
8.4 9.2 9.6 
Stop threshold voltage UC2823B, UC2825B, UC3825B, UC3825B 9 10 V 
OVLO hysteresis 
UC1823A, UC1825A, UC2823A, UC2825A 
UC3825A, UC3825A 
0.4 0.8 1.2 
UC2823B. UC2825B, UC3825B, UC3825B 5 6 7 
SUPPLY CURRENT 
Isu Startup current VC = VCC = VTH = -0.5 V 100 300 pA 
'cc Input current 28 36 mA 
(1) Ensured by design. Not production tested. 
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The oscillator of the UC3823A, UC3823B, UC3825A, and UC3825B is a saw tooth. The rising edge is governed by a current 
controlled by the RT pin and value of capacitance at the CT pin (CCT). The falling edge of the sawtooth sets dead time for 
the outputs. Selection of RT should be done first, based on desired maximum duty cycle. CT can then be chosen based 
on the desired frequency (RT) and DMAX. The design equations are: 
_3V 
(1.6 x DMAX) 
RT 
(10 mA) x (1 - DMAX) 
CT 
(RT X f) (1) 
Recommended values for RT range from 1 kit to 100 W. Control of DMAX less than 70% is not recommended. 
ID-1DmA 
U DG-95102 
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LEADING EDGE BLANKING 
The UC3823A, UC2823B, UC3825A, and UC3825B perform fixed frequency pulse width modulation control. The 
UC3823A, and UC3823B outputs operate together at the switching frequency and can vary from zero to some value less 
than 100%. The UC3825A and UC3825B outputs are alternately controlled. During every other cycle, one output is off. 
Each output then switches at one-half the oscillator frequency, varying in duty cycle from 0 to less than 50%. 
To limit maximum duty cycle, the internal clock pulse blanks both outputs low during the discharge time of the oscillator. 
On the falling edge of the clock, the appropriate output(s) is driven high. The end of the pulse is controlled by the PWM 
comparator, current limit comparator, or the overcurrent comparator. 
Normally the PWM comparator senses a ramp crossing a control voltage (error amplifier output) and terminates the pulse. 
Leading edge blanking (LEB) causes the PWM comparator to be ignored for a fixed amount of time after the start of the 
pulse. This allows noise inherent with switched mode power conversion to be rejected. The PWM ramp input may not 
require any filtering as result of leading edge blanking. 
To program a leading edge blanking (LEB) period, connect a capacitor, C, to CLK/LEB. The discharge time set by C and 
the internal 10-kit resistor determines the blanked interval. The 10-kS2 resistor has a 10% tolerance. For more accuracy, 
an external 2-kit 1% resistor (R) can be added, resulting in an equivalent resistance of 1.66 kS2 with a tolerance of 2.4%. 
The design equation is: 
tLEB = 0.5 x (R 1110 k52) xC (2) 
Values of R less than 2 kit should not be used. 
Leading edge blanking is also applied to the current limit comparator. After LEB, if the ILIM pin exceeds the 1-V threshold, 
the pulse is terminated. The overcurrent comparator, however, is not blanked. It catches catastrophic overcurrent faults 
without a blanking delay. Any time the ILIM pin exceeds 1.2 V, the fault latch is set and the outputs driven low. For this 










Figure 4. Leading Edge Blanking Operational Waveforms 
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SLUS334D - AUGUST 1995 - REVISED NOVEMBER 2008 
UVLO, SOFT-START AND FAULT MANAGEMENT 
Soft-start is programmed by a capacitor on the SS pin. At power up, SS is discharged. When SS is low, the error amplifier 
output is also forced low. While the internal 9-µA source charges the SS pin, the error amplifier output follows until closed 
loop regulation takes over. 
Anytime ILIM exceeds 1.2 V, the fault latch is set and the output pins are driven low. The soft-start cap is then discharged 
by a 250-pA current sink. No more output pulses are allowed until soft-start is fully discharged and ILIM is below 1.2 V. At 
this point the fault latch resets and the chip executes a soft-start. 
Should the fault latch get set during soft-start, the outputs are immediately terminated, but the soft-start capacitor does not 
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Figure 5. Soft-Start and Fault Waveforms 
UDG-95106 
, 
ACTIVE LOW OUTPUTS DURING UVLO 













Figure 6. Output Voltage vs Output Current 
UDG-95'. 06 
Figure 7. Output V and I During UVLO 
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The oscillator can be synchronized by an external pulse inserted in series with the timing capacitor. Program the free 
running frequency of the oscillator to be 10% to 15% slower than the desired synchronous frequency. The pulse width 
should be greater than 10 ns and less than half the discharge time of the oscillator. The rising edge of the CLK/LEB pin 
can be used to generate a synchronizing pulse for other chips. Note that the CLK/LEB pin no longer accepts an incoming 
synchronizing signal. 
UDG-95111 
Figure 9. General Oscillator Synchronization 
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Voltage Mode 
Figure 10. Two Unit Interface 
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Each totem pole output of the UC3823A and UC3823AB, UC3825A, and UC3825B can deliver a 2-A peak current into a 
capacitive load. The output can slew a 1000-pF capacitor by 15 V in approximately 20 ns. Separate collector supply (VC) 
and power ground (PGND) pins help decouple the device's analog circuitry from the high-power gate drive noise. The use 
of 3-A Schottky diodes (1N5120, USD245, or equivalent) as shown in the Figure 13 from each output to both VC and PGND 
are recommended. The diodes clamp the output swing to the supply rails, necessary with any type of inductive/capacitive 
load, typical of a MOSFET gate. Schottky diodes must be used because a low forward voltage drop is required. DO NOT 
USE standard silicon diodes. 
Although they are single-ended devices, two output drivers are available on the UC3823A and UC3823B devices. These 
can be paralleled by the use of a 0.5 Q (noninductive) resistor connected in series with each output for a combined peak 
current of 4 A. 
-- --I - GND 
D1. D2 = 1N5820 
UDG-95114 
Figure 12. Power MOSFET Drive Circuit 
GROUND PLANES 
Each output driver of these devices is capable of 2-A peak currents. Careful layout is essential for correct operation of the 
chip. A ground plane must be employed. A unique section of the ground plane must be designated for high dildt currents 
associated with the output stages. This point is the power ground to which the PGND pin is connected. Power ground can 
be separated from the rest of the ground plane and connected at a single point, although this is not necessary if the high 
di/dt paths are well understood and accounted for. VCC should be bypassed directly to power ground with a good high 
frequency capacitor. The sources of the power MOSFET should connect to power ground as should the return connection 
for input power to the system and the bulk input capacitor. The output should be clamped with a high current Schottky diode 
to both VCC and PGND. Nothing else should be connected to power ground. 
VREF should be bypassed directly to the signal portion of the ground plane with a good high frequency capacitor. Low 
ESR/ESL ceramic 1-mF capacitors are recommended for both VCC and VREF. All analog circuitry should likewise be 
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Figure 13. Ground Planes Diagram 
UDG-95115 
OPEN LOOP TEST CIRCUIT 
This test fixture is useful for exercising many functions of this device family and measuring their specifications. As with any 
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PACKAGE OPTION ADDENDUM 
16-Oct-2009 
Status (') Package Package Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) 
I PC UIdWIlig %. rly 
5962-87681022A ACTIVE LCCC FK 20 1 TBD POST-PLATE N/A for Pkg Type 
5962-8768102EA ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
5962-8768103XA OBSOLETE TO-92 LP 28 TBD Call TI N/A for Pkg Type 
5962-89905022A ACTIVE LCCC FK 20 1 TBD POST-PLATE N/A for Pkg Type 
5962-8990502EA ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
UC1823AJ ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
UC1823AJ883B ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
UC1823AL ACTIVE LCCC FK 20 1 TBD POST-PLATE NlA for Pkg Type 
UC1823AL883B ACTIVE LCCC FK 20 1 TBD POST-PLATE N/A for Pkg Type 
UC1823BJ OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC1823BJ883B OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC1823BL OBSOLETE LCCC FK 20 TBD Call TI Call TI 
UC1823BL883B OBSOLETE LCCC FK 20 TBD Call TI Call TI 
UC1825AJ ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
UC1825AJ883B ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
UC1825AL ACTIVE LCCC FK 20 1 TBD POST-PLATE N/A for Pkg Type 
UC1825AL883B ACTIVE LCCC FK 20 1 TBD POST-PLATE N/A for Pkg Type 
UC1825ALP883B OBSOLETE TO-92 LP 28 TBD Call TI N/A for Pkg Type 
UC1825BJ OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC1825BJ883B OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC1825BU81047 OBSOLETE TO/SOT L 20 TBD Call TI Call TI 
UC1825BL883B OBSOLETE LCCC FK 20 TBD Call TI Call TI 
UC1825BLP883B OBSOLETE TO-92 LP 28 TBD Call TI NIA for Pkg Type 
UC2823ADW ACTIVE SOIC DW 16 40 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823ADWG4 ACTIVE SOIC DW 16 40 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823ADWTR ACTIVE SOIC DW 16 2000 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823ADWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823AN ACTIVE PDIP N 16 25 Green (RoHS & 
no Sb/Br) 
CU NIPDAU N/A for Pkg Type 
UC2823ANG4 ACTIVE PDIP N 16 25 Green (RoHS & 
no Sb/Br) 
CU NIPDAU N/A for Pkg Type 
UC2823AQ ACTIVE PLCC FN 20 46 Green (RoHS & 
no Sb/Br) 
CU SN Level-2-260C-1 YEAR 
UC2823AOG3 ACTIVE PLCC FN 20 46 Green (RoHS & 
no Sb/Br) 
CU SN Level-2-260C-1 YEAR 
UC2823BDW ACTIVE SOIC DW 16 40 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823BDWG4 ACTIVE SOIC DW 16 40 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823BJ OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC2823BN ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pka Tvoe 
Addendum-Page 1 
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Orderable Device Status (1l Package Package Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) 
Type Drawing Qty 
no Sb/Br) 
UC3825ADW ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825ADWG4 ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825ADWTR ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825ADWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825AN ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC3825ANG4 ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU NIA for Pkg Type 
no Sb/Br) 
UC3825AQ ACTIVE PLCC FN 20 46 Green (RoHS & CU SN Level-2-260C-1 YEAR 
no SbIBr) 
UC3825AQG3 ACTIVE PLCC FN 20 46 Green (RoHS & CU SN Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825BDW ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825BDWG4 ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825BDWTR ACTIVE SOIL DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825BDWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825BN ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC3825BNG4 ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
t11 The marketing status values are defined as follows: 
ACTIVE: Product device recommended for now designs. 
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. 
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in 
a new design. 
PREVIEW: Device has been announced but is not in production. Samples may or may not be available. 
OBSOLETE: TI has discontinued the production of the device. 
t2t Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check 
liltp: //www. ti. com/productcontent for the latest availability information and additional product content details. 
TBD: The Pb-Free/Green conversion plan has not been defined. 
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements 
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered 
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. 
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and 
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS 
compatible) as defined above. 
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame 
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) 
t3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder 
temperature. 
Important Information and Disclalmer: The information provided on this page represents TI's knowledge and belief as of the date that it is 
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accuracy of such information. Efforts are underway to better integrate information from third parties TI has taken and continues to take 
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on 
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited 
information may not be available for release. 
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI 
to Customer on an annual basis. 
OTHER QUALIFIED VERSIONS OF UC1823A, UC1823B, UC1825A, UC1825B, UC2825A, UC3823A, UC3823B, UC3825A, UC38258 : 
. Automotive: UC2825A-Q1 
. Enhanced Product: UC2825A-EP 
. Space: UC 1823A-SP. UC 1825A-SP 
NOTE: Qualified Version Definitions: 
" Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects 
" Enhanced Product - Supports Defense, Aerospace and Medical Applications 
" Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application 
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AO Dimension designed to accommodate the component width 
Eio Dimension designed to accommodate the component length 
KO I )irnnnsion designed to accommodate the component thickness 
W Uvrrrall width of the carrier tape 
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UC2823ADW 1It ;, ulC uW It, : 000 3300 164 10.85 10.8 2.7 12.0 16.0 Q1 
UC2825ADWIIt 1, ()IC l1W 16 2000 330.0 164 10,85 10.8 2.7 12.0 16.0 Q1 
UC3823ADWIit nW 16 2000 330.0 164 10.85 10.8 2.7 12.0 16.0 01 
UC382313DW11t SDI(: l)W 16 2000 330.0 16.4 10.85 10.8 2.7 12.0 16.0 01 
UC3825ADW I l( !. ()I(: I= 16 2000 3300 164 10.85 10.8 2.7 12.0 16.0 Q1 
UC3825E3DW1lt MAC UW 16 2000 3300 16.4 10.85 10.8 2.7 12.0 16.0 01 
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE 
ý 
Pool Width (W1) 
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'All dimensions are nominal 
PACKAGE MATERIALS INFORMATION 
21-Nov-2008 
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) 
UC2823ADWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC2825ADWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC3823ADWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC3823BDWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC3825ADWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC3825BDWTR SOIC DW 16 2000 346.0 346.0 33.0 
Pack Materials-Page 2 
IMPORTANT NOTICE 
Texas instruments incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, 
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should 
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are 
sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. 
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard 
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where 
mandated by government requirements, testing of all parameters of each product is not necessarily performed. 
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and 
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide 
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HIGH-SPEED PWM CONTROLLER 
FEATURES 
" Improved Versions of the UC3823/UC3825 
PWMs 
" Compatible with Voltage-Mode or 
Current-Mode Control Methods 
" Practical Operation at Switching Frequencies 
to 1 MHz 
" 50-ns Propagation Delay to Output 
" High-Current Dual Totem Pole Outputs 
(2-A Peak) 
" Trimmed Oscillator Discharge Current 
" Low 100-}tA Startup Current 
" Pulse-by-Pulse Current Limiting Comparator 




















The UC3823A and UC3823B and the UC3825A and 
UC3825B family of PWM controllers are improved 
versions of the standard UC3823 and UC3825 family. 
Performance enhancements have been made to several 
of the circuit blocks. Error amplifier gain bandwidth product 
is 12 MHz, while input offset voltage is 2 mV. Current limit 
threshold is assured to a tolerance of 5%. Oscillator 
discharge current is specified at 10 mA for accurate dead 
time control. Frequency accuracy is improved to 6%. 
Startup supply current, typically 100 µA, is ideal for off-line 
applications. The output drivers are redesigned to actively 
sink current during UVLO at no expense to the startup 
current specification. In addition each output is capable of 































On the UC1823A version, toggles Q and '6 are always low. 
INTERNAL 
BIAS 
16 5.1 VREF 
UDG-02091 
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4 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during 
L r, _ 
storage or handling to prevent electrostatic damage to the MOS gates. 
DESCRIPTION (CONTINUED) 
Functional improvements have also been implemented in this family. The UC3825 shutdown comparator is now a 
high-speed overcurrent comparator with a threshold of 1.2 V. The overcurrent comparator sets a latch that ensures full 
discharge of the soft-start capacitor before allowing a restart. While the fault latch is set, the outputs are in the low state. 
In the event of continuous faults, the soft-start capacitor is fully charged before discharge to insure that the fault frequency 
does not exceed the designed soft start period. The UC3825 CLOCK pin has become CLK/LEB. This pin combines the 
functions of clock output and leading edge blanking adjustment and has been buffered for easier interfacing. 
The UC3825A and UC3825B have dual alternating outputs and the same pin configuration of the UC3825. The UC3823A 
and UC3823B outputs operate in phase with duty cycles from zero to less than 100%. The pin configuration of the UC3823A 
and UC3823B is the same as the UC3823 except pin 11 is now an output pin instead of the reference pin to the current 
limit comparator. "A" version parts have UVLO thresholds identical to the original UC3823 and UC3825. The "B" versions 
have UVLO thresholds of 16 V and 10 V, intended for ease of use in off-line applications. 
Consult the application note, The UC3823A, B and UC3825A, B Enhanced Generation of PWM Controllers, (SLUA125) for 


















<100% UC2823ADW UC2823AN UC2823AQ UC2823BDW UC2823BN - 40 C to 85C 
< 50% UC2825ADW UC2825AN UC2825AQ UC2825BDW UC2825BN - 
< 100°; - UC3823ADVV UC3823AN UC3823A0 UC3823BDW UC3823BN - 
UC3S25BDlV UC3825BN UC38258Q 
(1) The DW and 0 packages are also available taped and reeled. Add TR suffix to the device type (i. e.. UC2823ADWR). To order quantities of 1000 
devices per reel for the 0 package and 2000 devices per reel for the DW package. 
UVLO 
T MAXIMUM 
9.2 V 18.4 V 




5°C 12 - ` 
< 100% UC1823AJ, UC1823AJ883B, UC1823AJQMLV UC1823AL, UC1823AL883B 
to 5 5 C 
< 50% UC1825AJ. UC1825AJ883B, UC1825AJQMLV UC1825AL, UC1825AL883B, UC1825ALQMLV 
PIN ASSIGNMENTS 
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TERMINAL FUNCTIONS 
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TERMINAL 
NAME 
NO. 110 DESCRIPTION 
JorDW QorL 
CLK/LEB 450 Output of the internal oscillator 
CT 681 
Timing capacitor connection pin for oscillator frequency programming. The timing capacitor should 
be connected to the device ground using minimal trace length. 
EAOUT 340 Output of the error amplifier for compensation 
GND 10 13 - Analog ground return pin 
ILIM 9 12 I Input to the current limit comparator 
INV 12I Inverting input to the error amplifier 
NI 23I Non-inverting input to the error amplifier 
OUTA 11 14 0 High current totem pole output A of the on-chip drive stage. 
OUTB 14 18 0 High current totem pole output B of the on-chip drive stage. 
PGND 12 15 - Ground return pin for the output driver stage 
Non-inverting input to the PWM comparator with 1.25-V internal input offset. In voltage mode 
RAMP 79I operation, this serves as the input voltage feed-forward function by using the CT ramp. In peak 
current mode operation, this serves as the slope compensation input. 
RT 57I Timing resistor connection pin for oscillator frequency programming 
SS 8 10 I Soft-start input pin which also doubles as the maximum duty cycle clamp. 
VC 13 17 - 
Power supply pin for the output stage. This pin should be bypassed with a 0.1-µF monolithic ceramic 
low ESL capacitor with minimal trace lengths. 
VCC 15 19 - 
Power supply pin for the device. This pin should be bypassed with a 0.1-µF monolithic ceramic low 
ESL capacitor with minimal trace lengths 
VREF 16 20 0 
5.1-V reference. For stability, the reference should be bypassed with a 0.1-µF monolithic ceramic 
low ESL capacitor and minimal trace length to the ground plane. 
ABSOLUTE MAXIMUM RATINGS 
over operating free-air temperature range unless otherwise noted(l) 
UNIT 
VIN Supply voltage, VC, VCC 22 V 
IO Source or sink current, DC OUTA, OUTB 0.5 A 
IO Source or sink current, pulse (0.5 µs) OUTA, OUTB 2.2 A 
NV, NI, RAMP -0.3Vto7V 
Analog inputs 
ILIM, SS -0.3 V to 6V 
Power ground PGND ±02 V 
Outputs OUTA, OUTB limits PGND -0.3 V to VC +0.3 V 
ICLK Clock output current CLK/LEB -5 mA 
10(EA) Error amplifier output current EAOUT 5 mA 
ISS Soft-start sink current SS 20 mA 
1OSC Oscillator charging current RT -5 mA 
Tj Operating virtual junction temperature range -55'C to 150°C 
Tst Storage temperature -65°C to 150°C 
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds -55C°C to 150`C 
tSTG Storage temperature -65°C to 150°C 
Lead temperature 1,6 mm (1/16 inch) from cases for 10 seconds 300°C 
(1) Stresses beyond those listed under "absolute maximum ratings' may cause permanent damage to the device. These are stress ratings only, and 
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not 
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 
UC1823A, UC2823A, UC2823B, 
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ELECTRICAL CHARACTERISTICS 
TA = -55 C to 125'C for the UC1823A/UC1825A, TA = -40 C to 85 C for the UC2823x1UC2825x, TA =0C to 70`C for the UC3823x/UC3825x, 
RT =3 65 kit, CT =1 nF, VCC = 12 V. TA = Tj (unless otherwise noted) 
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 
REFERENCE, VREF 
VO Ouput voltage range Tj= 25°C, 10 =1 mA 5.05 5.1 5.15 V 
Line regulation 12 Vs VCC <_ 20 V 2 15 
Load regulation 1 mA lO <_ 10 mA 5 20 
mV 
Total output variation Line, load, temperature 5.03 5.17 V 
Temperature stability(1) T(min) < TA < T(max) 0.2 0.4 mVPC 
Output noise voltage(1) 10 Hz <f< 10 kHz 50 PVRMS 
Long term stability(1) Tj = 125"C, 1000 hours 5 25 mV 
Short circuit current VREF =0V 30 60 90 mA 
OSCILLATOR 
l 
Tj = 25"C 375 400 425 kHz 
fOSC Initial accuracy( ) 
RT=6.6kS2, CT=220PF. Tq=25`0 0.9 1 1.1 MHz 
1 
Line, temperature 350 450 kHz 
Total variation( ) RT = 6.6 kS1, CT = 220 pF, 0.85 1.15 MHz 
Voltage stability 12 V< VCC < 20 V 1% 
Temperature stability(1) T min < TA <T max +1- 5% 
High-level output voltage, clock 3.7 4 
Low-level output voltage, clock 0 0.2 
Ramp peak 2.6 2.8 3 V 
Ramp valley 0.7 1 1.25 
Ramp valley-to-peak 1.6 1.8 2 
IOSC Oscillator discharge current RT = OPEN, VCT =2V 9 10 11 mA 
ERROR AMPLIFIER 
Input offset voltage 2 10 mV 
Input bias current 0.6 3 A 
Input offset current 0.1 1 
}i 
Open loop gain 1V< VO <4V 60 95 
CMRR Common mode rejection ratio 1.5 V< VCM < 5.5 V 75 95 dB 
PSRR Power supply rejection ratio 12 V< VCC < 20 V 85 110 
10 sink Output sink current VEAOUT =1V 1 2.5 
IO src OutPut source current VEAOUT =4V -0.5 -1.3 
High-level output voltage IEAOUT = -0.5 mA 4.5 4.7 5 
Low-level output voltage IEAOUT = -1 mA 0 0.5 1 
V 
Gain bandwidth product f= 200 kHz 6 12 Mhz 
Slew rate(t) 6 9 V4ts 
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ELECTRICAL CHARACTERISTICS 
TA = -55"C to 125°C for the UC1823A/UC1825A, TA = -40°C to 85°C for the UC2823x/UC2825x, TA = 0°C to 70°C for the UC3823x/UC3825x. 
RT = 3.65 kit, CT =1 nF, VCC = 12 V, TA = Tj (unless otherwise noted) 
PWM COMPARATOR 
(BIAS Bias current. RAMP VRAMP =0V -1 -8 µA 
Minimum duty cycle 0% 
Maximum duty cycle 85% 
tLEB Leading edge blanking time RLEB =2 kit, CLEB = 470 pF 300 375 450 ns 
RLEB Leading edge blanking resistance VCLKJLEB =3V 8.5 10.0 11.5 kU 
VZDC Zero dc threshold voltage, EAOUT VRAMP =0V 1.10 1.25 1.4 V 
1DELAY Delay-to-output time VEAOUT = 2.1 V, VILIM =0V to 2V step 50 80 ns 
CURRENT LIMIT / START SEQUENCE ! FAULT 
ISS Soft-start charge current VSS= 2.5 V 8 14 20 pA 
VSS Full soft-start threshold voltage 4.3 5 V 
IDSCH Restart discharge current VSS= 2.5 V 100 250 350 µA 
Iss Restart threshold voltage 0.3 0.5 V 
(BIAS tLIM bias current VILIM =0V to 2V step 15 1rA 
ICL Current limit threshold voltage 0.95 1 1.05 
Overcurrent threshold voltage 1.14 1.2 1.26 
V 
td Delay-to-output time, ILIM(1) VILIM =0V to 2V step 50 80 ns 
OUTPUT 
TOUT = 20 mA 0.25 0.4 
Low-level output saturation voltage IOUT= 200 mA 1.2 2.2 
IOUT=20mA 1.9 2.9 
V 
High-level output saturation voltage IOUT = 200 mA 2 3 
Ir, 
If 
Rise/fall lirne(1) CL =1 nF 20 45 ns 
UNDERVOLTAGE LOCKOUT (UVLO) 
UC2823B, UC2825B, UC3825B, UC3825B 16 17 
Start threshold voltage UC1823A, UC1825A, UC2823A, UC2825A 
UC3825A, UC3825A 8.4 9.2 9.6 
Stop threshold voltage UC2823B, UC2825B, UC3825B, UC3825B 9 10 V 
OVLO hysteresis 
UC1823A, UC1825A, UC2823A, UC2825A 
UC3825A, UC3825A 0.4 0.8 1.2 
UC2823B, UC2825B, UC382513, UC3825B 5 6 7 
SUPPLY CURRENT 
Isu Startup current VC = VCC = VTH = -0.5 V 100 300 pA 
I Input current 28 36 mA 
(1) Ensured by design. Not production tested. 
5 
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The oscillator of the UC3823A, UC3823B, UC3825A, and UC3825B is a saw tooth. The rising edge is governed by a current 
controlled by the RT pin and value of capacitance at the CT pin (CCT). The falling edge of the sawtooth sets dead time for 
the outputs. Selection of RT should be done first, based on desired maximum duty cycle. CT can then be chosen based 
on the desired frequency (RT) and DMA(. The design equations are: 
R3V C- 
(1.6 x DMAX) 
T (10 mA) x (1 - DMAx) 
T (RT X f) (1) 
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LEADING EDGE BLANKING 
The UC3823A, UC2823B, UC3825A, and UC3825B perform fixed frequency pulse width modulation control. The 
UC3823A, and UC3823B outputs operate together at the switching frequency and can vary from zero to some value less 
than 100%. The UC3825A and UC3825B outputs are alternately controlled. During every other cycle, one output is off. 
Each output then switches at one-half the oscillator frequency, varying in duty cycle from 0 to less than 50%. 
To limit maximum duty cycle, the internal clock pulse blanks both outputs low during the discharge time of the oscillator. 
On the falling edge of the clock, the appropriate output(s) is driven high. The end of the pulse is controlled by the PWM 
comparator, current limit comparator, or the overcurrent comparator. 
Normally the PWM comparator senses a ramp crossing a control voltage (error amplifier output) and terminates the pulse. 
Leading edge blanking (LEB) causes the PWM comparator to be ignored for a fixed amount of time after the start of the 
pulse. This allows noise inherent with switched mode power conversion to be rejected. The PWM ramp input may not 
require any filtering as result of leading edge blanking. 
To program a leading edge blanking (LEB) period, connect a capacitor, C, to CLK/LEB. The discharge time set by C and 
the internal 10-kit resistor determines the blanked interval. The 10-kit resistor has a 10% tolerance. For more accuracy, 
an external 2-kit 1% resistor (R) can be added, resulting in an equivalent resistance of 1.66 kit with a tolerance of 2.4%. 
The design equation is: 
tLEB=0.5x(R1110k52)xC 
Values of R less than 2 kI2 should not be used. 
(2) 
Leading edge blanking is also applied to the current limit comparator. After LEB, if the ILIM pin exceeds the 1-V threshold, 
the pulse is terminated. The overcurrent comparator, however, is not blanked. It catches catastrophic overcurrent faults 
without a blanking delay. Any time the ILIM pin exceeds 1.2 V, the fault latch is set and the outputs driven low. For this 









Figure 4. Leading Edge Blanking Operational Waveforms 
UDG-95105 
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Soft-start is programmed by a capacitor on the SS pin. At power up, SS is discharged. When SS is low, the error amplifier 
output is also forced low. While the internal 9-µA source charges the SS pin, the error amplifier output follows until closed 
loop regulation takes over. 
Anytime ILIM exceeds 1.2 V, the fault latch is set and the output pins are driven low. The soft-start cap is then discharged 
by a 250-µA current sink. No more output pulses are allowed until soft-start is fully discharged and ILIM is below 1.2 V. At 
this point the fault latch resets and the chip executes a soft-start. 
Should the fault latch get set during soft-start, the outputs are immediately terminated, but the soft-start capacitor does not 
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Figure 5. Soft-Start and Fault Waveforms 
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ACTIVE LOW OUTPUTS DURING UVLO 
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Figure 6. Output Voltage vs Output Current 
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Figure 7. Output V and I During UVLO 
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The oscillator can be synchronized by an external pulse inserted in series with the timing capacitor. Program the free 
running frequency of the oscillator to be 10% to 15% slower than the desired synchronous frequency. The pulse width 
should be greater than 10 ns and less than half the discharge time of the oscillator. The rising edge of the CLK/LEB pin 
can be used to generate a synchronizing pulse for other chips. Note that the CLK/LEB pin no longer accepts an incoming 
synchronizing signal. 
UDG-95111 
Figure 9. General Oscillator Synchronization 
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Voltage Mode 





Figure 11. Operational Waveforms 
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Each totem pole output of the UC3823A and UC3823AB, UC3825A, and UC3825B can deliver a 2-A peak current into a 
capacitive load. The output can slew a 1000-pF capacitor by 15 V in approximately 20 ns. Separate collector supply (VC) 
and power ground (PGND) pins help decouple the device's analog circuitry from the high-power gate drive noise. The use 
of 3-A Schottky diodes (1N5120, USD245, or equivalent) as shown in the Figure 13 from each output to both VC and PGND 
are recommended. The diodes clamp the output swing to the supply rails, necessary with any type of inductive/capacitive 
load, typical of a MOSFET gate. Schottky diodes must be used because a low forward voltage drop is required. DO NOT 
USE standard silicon diodes. 
Although they are single-ended devices, two output drivers are available on the UC3823A and UC3823B devices. These 
can be paralleled by the use of a 0.5 i2 (noninductive) resistor connected in series with each output for a combined peak 
current of 4 A. 
I GND 
D1, D2 = 1N5820 
UDG-95114 
Figure 12. Power MOSFET Drive Circuit 
GROUND PLANES 
Each output driver of these devices is capable of 2-A peak currents. Careful layout is essential for correct operation of the 
chip. A ground plane must be employed. A unique section of the ground plane must be designated for high di/dt currents 
associated with the output stages. This point is the power ground to which the PGND pin is connected. Power ground can 
be separated from the rest of the ground plane and connected at a single point, although this is not necessary if the high 
di/dt paths are well understood and accounted for. VCC should be bypassed directly to power ground with a good high 
frequency capacitor. The sources of the power MOSFET should connect to power ground as should the return connection 
for input power to the system and the bulk input capacitor. The output should be clamped with a high current Schottky diode 
to both VCC and PGND. Nothing else should be connected to power ground. 
VREF should be bypassed directly to the signal portion of the ground plane with a good high frequency capacitor. Low 
ESR/ESL ceramic 1-mF capacitors are recommended for both VCC and VREF. All analog circuitry should likewise be 
bypassed to the signal ground plane. 
10 
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Figure 13. Ground Planes Diagram 
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OPEN LOOP TEST CIRCUIT 
This test fixture is useful for exercising many functions of this device fami: y and measuring their specifications. As with any 
wideband circuit, careful grounding and bypass procedures should be followed. The use of a ground plane is highly 
recommended. 
ý----, ý --ý 
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Figure 14. Open Loop Test Circuit Schematic 
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Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) 
5962-87681022A ACTIVE LCCC FK 20 1 TBD POST-PLATE NIA for Pkg Type 
5962-8768102EA ACTIVE CDIP J 16 1 TBD A42 NIA for Pkg Type 
5962-8768103XA OBSOLETE TO-92 LP 28 TBD Call TI NIA for Pkg Type 
5962-89905022A ACTIVE LCCC FK 20 1 TBD POST-PLATE NIA for Pkg Type 
5962-8990502EA ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
UC1823AJ ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
UC1823AJ883B ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
UC1823AL ACTIVE LCCC FK 20 1 TBD POST-PLATE N/A for Pkg Type 
UC1823AL883B ACTIVE LCCC FK 20 1 TBD POST-PLATE N/A for Pkg Type 
UC1823BJ OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC1823BJ883B OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC1823BL OBSOLETE LCCC FK 20 TBD Call TI Call TI 
UC1823BL883B OBSOLETE LCCC FK 20 TBD Call TI Call TI 
UC1825AJ ACTIVE CDIP J 16 1 TBD A42 N/A for Pkg Type 
UC1825AJ883B ACTIVE CDIP J 16 1 TBD A42 NIA for Pkg Type 
UC1825AL ACTIVE LCCC FK 20 1 TBD POST-PLATE N/A for Pkg Type 
UC1825AL883B ACTIVE LCCC FK 20 1 TBD POST-PLATE N/A for Pkg Type 
UC1825ALP883B OBSOLETE TO-92 LP 28 TBD Call TI N/A for Pkg Type 
UC1825BJ OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC1825BJ883B OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC1825BL/81047 OBSOLETE TO/SOT L 20 TBD Call TI Call TI 
UC1825BL883B OBSOLETE LCCC FK 20 TBD Call TI Call TI 
UC1825BLP883B OBSOLETE TO-92 LP 28 TBD Call TI NIA for Pkg Type 
UC2823ADW ACTIVE SOIC DW 16 40 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823ADWG4 ACTIVE SOIC DW 16 40 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823ADWTR ACTIVE SOIC DW 16 2000 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823ADWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823AN ACTIVE PDIP N 16 25 Green (RoHS & 
no Sb/Br) 
CU NIPDAU N/A for Pkg Type 
UC2823ANG4 ACTIVE PDIP N 16 25 Green (RoHS & 
no Sb/Br) 
CU NIPDAU N/A for Pkg Type 
UC2823AQ ACTIVE PLCC FN 20 46 Green (RoHS & 
no Sb/Br) 
CU SN Level-2-260C-1 YEAR 
UC2823AOG3 ACTIVE PLCC FN 20 46 Green (RoHS & 
no Sb/Br) 
CU SN Level-2-260C-1 YEAR 
UC2823BDW ACTIVE SOIC DW 16 40 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823BDWG4 ACTIVE SOIC DW 16 40 Green (RoHS & 
no Sb/Br) 
CU NIPDAU Level-2-260C-1 YEAR 
UC2823BJ OBSOLETE CDIP J 16 TBD Call TI Call TI 




www. ti. com 
PACKAGE OPTION ADDENDUM 
16-Oct-2009 
Orderable Device Status (1) Package Package Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp 111 
Type Drawing Qty 
no Sb/Br) 
UC2823BNG4 ACTIVE PDIP N 16 25 Green (RoHS & CUNIPDAU N/A for Pkg Type 
no Sb/Br) 
UC2825ADW ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC2825ADWG4 ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC2B25ADWTR ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC2825ADWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC2825AN ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC2B25ANG4 ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC2825AQ ACTIVE PLCC FN 20 46 Green (RoHS & CU SN Level-2-260C-1 YEAR 
no Sb/Br) 
UC2825AQG3 ACTIVE PLCC FN 20 46 Green (RoHS & CU SN Level-2-260C-1 YEAR 
no Sb/Br) 
UC2825BDW ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC2825BDWG4 ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC2825BJ OBSOLETE CDIP J 16 TBD Call TI Call TI 
UC2825BN ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC2825BNG4 ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC3823ADW ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3823ADWG4 ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3823ADWTR ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3823ADWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3823AN ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC3823ANG4 ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC3823BDW ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3823BDWG4 ACTIVE SOIL DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UG3823BDWTR ACTIVE SOIL DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3823BDWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC38238N ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC3823BNG4 ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
Addendum-Page 2 
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PACKAGE OPTION ADDENDUM 
16-Oct-2009 
Orderable Device Status (1) Package Package Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) 
Type Drawing Qty 
no Sb/Br) 
UC3825ADW ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825ADWG4 ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825ADWTR ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825ADWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825AN ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC3825ANG4 ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC3825AQ ACTIVE PLCC FN 20 46 Green (RoHS & CU SN Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825AQG3 ACTIVE PLCC FN 20 46 Green (RoHS & CU SN Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825BDW ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3B25BDWG4 ACTIVE SOIC DW 16 40 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825BDWTR ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825BDWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR 
no Sb/Br) 
UC3825BN ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
UC3825BNG4 ACTIVE PDIP N 16 25 Green (RoHS & CU NIPDAU N/A for Pkg Type 
no Sb/Br) 
11) The marketing status values are defined as follows: 
ACTIVE: Product device recommended for new designs. 
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. 
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in 
a new design. 
PREVIEW: Device has been announced but is not in production. Samples may or may not be available. 
OBSOLETE: TI has discontinued the production of the device. 
12) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http: //www. ti. com/productcontent for the latest availability information and additional product content details. 
TBD: The Pb-Free/Green conversion plan has not been defined. 
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements 
for all 6 substances, including the requirement that lead not exceed 0.1 % by weight in homogeneous materials. Where designed to be soldered 
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. 
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and 
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS 
compatible) as defined above. 
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based (lame 
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) 
(3) MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. 
Important Information and Dlsclaimer: The information provided on this page represents Ti's knowledge and belief as of the date that it is 





accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take 
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on 
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited 
information may not be available for release. 
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI 
to Customer on an annual basis. 
OTHER QUALIFIED VERSIONS OF UC1823A, UC1823B, UC1825A, UC1825B, UC2825A, UC3823A, UC3823B, UC3825A, UC3825B : 
. Automotive: UC2825A-Q1 
. Enhanced Product: UC2825A-EP 
. Space: UC1823A-SP, UC1825A-SP 
NOTE: Qualified Version Definitions: 
" Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects 
" Enhanced Product - Supports Defense, Aerospace and Medical Applications 
" Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application 
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TAPE AND REEL INFORMATION 
REEL DIMENSIONS 
II 
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE 
21-Nov-2008 
PACKAGE MATERIALS INFORMATION 
ý- KO 
TAPE DIMENSIONS 
AO Dimension designed to accommodate the component width 
BO Dimension designed to accommodate the component length 
KO Dimension designed to accommodate the component thickness 
W Overall width of the carrier tape 
P1 Pitch between successive cavity centers 
-Reel Width (W1) 




Q3 , Q4 
lliýl 
Pocket Quadrants 
'All dimensions are nominal 
MM+ 

















UC2823ADWTR SOIC OW 330.0 16.4 10.85 10.8 2.7 12.0 16.0 01 
UC2B25ADWTR SOIC OW 330.0 16.4 10.85 10.8 2.7 12.0 16.0 01 
UC3823ADWTR SOIC DW 1 2000 330.0 16.4 10.85 10.8 2.7 12.0 16.0 Q1 
UC3823BDWTR SOIC DW 
E 
330.0 16.4 10.85 10.8 2.7 12.0 16.0 Q1 
UC3825ADWTR SOIC DW 330.0 16.4 10.85 10.8 2.7 12.0 16.0 Q1 
UC3825BDWTR SOIC DW 330.0 16.4 10.85 10.8 2.7 12.0 16.0 Q1 
Pack Materials-Page 1 
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'All dimensions are nominal 
PACKAGE MATERIALS INFORMATION 
21-Nov-2008 
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) 
UC2823ADWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC2825ADWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC3823ADWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC3823BDWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC3825ADWTR SOIC DW 16 2000 346.0 346.0 33.0 
UC3825BDWTR SOIC DW 16 2000 346.0 346.0 33.0 
Pack Materials-Page 2 
IMPORTANT NOTICE 
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, 
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should 
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are 
sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. 
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard 
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where 
mandated by government requirements, testing of all parameters of each product is not necessarily performed. 
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and 
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide 
adequate design and operating safeguards. 
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, 
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information 
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a 
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual 
property of the third party, or a license from TI under the patents or other intellectual property of TI. 
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied 
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive 
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional 
restrictions. 
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all 
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not 
responsible or liable for any such statements. 
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably 
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing 
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and 
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products 
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be 
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in 
such safety-critical applications. 
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are 
specifically designated by TI as military-grade or "enhanced plastic. " Only products designated by TI as military-grade meet military 
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at 
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. 
Ti products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are 
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated 
products in automotive applications, TI will not be responsible for any failure to meet such requirements. 
Following are URLs where you can obtain information on other Texas Instruments products and application solutions: 
Products 
Amplifiers amplifier. ti. com 
Data Converters dataconverter, ti. com 
DLP® Products www. dlo. com 
DSP dso. ti. com 
Clocks and Timers www. ti. com/clocks 
Interface interface ti -corn Logic Iooic. ti. com 
Power Mgmt power. ti. com 
Microcontrollers microcontroller. ti. com 
RFID www. ti-rfid. com 











Video & Imaging 
Wireless 
www. ti. com/audio 
www. ti. com/automotive 
www. ti. com/broadband 
www. ti. com/diqitalcontrol 
www. ti. com/medical 
www. ti. com/military 
www. ti. com/opticalnetwork 
www. ti. com/security 
www. ti. com/teleDhony 
www ti com/video 
www. ti. com/wireless 
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 
Copyright © 2009, Texas Instruments Incorporated 
APPENDIX E 




Pulse Width Modulation 
Control Circuit 
The SG3526 is a high performance pulse width modulator 
integrated circuit intended for fixed frequency switching regulators 
and other power control applications. 
Functions included in this IC are a temperature compensated 
voltage reference, sawtooth oscillator, error amplifier, pulse width 
modulator, pulse metering and steering logic, and two high current 
totem pole outputs ideally suited for driving the capacitance of power 
FE1's at high speeds. 
Additional protective features include soft start and undervoltage 
lockout, digital current limiting, double pulse inhibit, adjustable dead 
time and a data latch for single pulse metering. All digital control ports 
are TTL and I3-series CMOS compatible. Active low logic design 
allows easy wired-OR connections for maximum flexibility. The 
versatility of this device enables implementation in single-ended or 
push-pull switching regulators that are transfonnerless or transformer 
coupled. The SG3526 is specified over ajunction temperature range of 
0° to + 125`C. 
" 8.0 V to 35 V Operation 
" 5.0 V ±11/, Trimmed Reference 
" 1.01Iz to 400 kl lz Oscillator Range 
" Dual Source/Sink Current Outputs: ±100 nmA 
" Digital Current Limiting 
" Programmable Dead Time 
" Undervoltage Lockout 
" Single Pulse Metering 
" Programmable Soft-Start 
" Wide Current Limit Common Mode Range 
" Guaranteed 6 Unit Synchronization 























































A= Assembly Location 
WL = Wafer Lot 
YY = Year 
WW = Work Week 
PIN CONNECTIONS 













16 Output B 
15 Ground 
14 VC 





Device Package Shipping 
SG3526N PDIP-18 20 Units/Rail SG3526N 
Device Package 
20 Units/Rail PDIP-18 
Shipping 
© Semiconductor Components Industries, I. I. C. 2001 1 Publication Order Number: April. 2001 - Rev. 3 SG35261D 
SG3526 
MAXIMUM RATINGS (Note 1. ) 
Rating Symbol Value Unit 
Supply Voltage VCC +40 Vdc 
Collector Supply Voltage VC +40 Vdc 
Logic Inputs -0.3 to +5.5 V 
Analog Inputs -0.3 to VCC V 
Output Current, Source or Sink 10 ±200 mA 
Reference Load Current (VCC = 40 V, Note 2. ) Iref 50 mA 
Logic Sink Current 15 mA 
Power Dissipation 
TA = +25°C (Note 3. ) 





Thermal Resistance Junction-to-Air ROJA 100 °C/W 
Thermal Resistance Junction-to-Case Rojc 42 `C/W 
Operating Junction Temperature Tj +150 C 
Storage Temperature Range TsIg -65 to +150 `C 
Lead Temperature (Soldering, 10 Seconds) Tsoider ±300 C 
RECOMMENDED OPERATING CONDITIONS 
Characteristics Symbol Min Max Unit 
Supply Voltage VCC 8.0 35 Vdc 
Collector Supply Voltage VC 4.5 35 Vdc 
Output Sink/Source Current (Each Output) 10 0 ±100 mA 
Reference Load Current Trot 0 20 mA 
Oscillator Frequency Range foss 0.001 400 kHz 
Oscillator Timing Resistor RT 2.0 150 w 
Oscillator Timing Capacitor CT 0.001 20 µF 
Available Deadtime Range (40 kHz) - 3.0 50 % 
Operating Junction Temperature Range Tj 0 +125 -C 
1. Values beyond which damage may occur. 
2. Maximum junction temperature must be observed. 
3. Derate at 10 mW/C for ambient temperatures above +50'C. 
4. Derato at 24 mW/'C for case temperatures above +25°C. 
http: //onsemi. com 
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SG3526 
ELECTRICAL CHARACTERISTICS (Vcc = +15 Vdc, Tj = Ti0 to Thigh [Note 6. ], unless otherwise noted. ) 
Characteristics 
REFERENCE SECTION (Note 7. ) 
Symbol Min Typ Max Unit 
Reference Output Voltage (Tj = +25°C) Vret 4.90 5.00 5.10 V 
Line Regulation (+8.0 V! 5 Vcc 5 +35 V) Reg11 0 - 10 30 mV 
Load Regulation (0 mA 5 IL < 20 mA) Regload - 10 50 mV 
Temperature Stability ýVrefl-IT - 10 - mV 
Total Reference Output Voltage Variation 
(+8.0V<Vt; c5+35V, 0mA <IL 120mA) 
!, Vret 4.85 5.00 5.15 V 
Short Circuit Current (Vfef =0 V) (Note 5. ) Isc 25 80 125 mA 
UNDERVOLTAGE LOCKOUT 
Reset Output Voltage (Vret = +3.8 V) 
Ri Output Voltage (Vret = +4.8 V) 






Initial Accuracy (T, l = +25°C) ±3.0 ±8.0 
% 




- 0.5 1.0 
% 
Frequency Stability over Temperature 
(AT, I = Tlow to Thigh) 
Afosc 
A Tj 




fmin - 0.5 - Hz 
Maximum Frequency 
(RT=2.0kf2, CT=0.001 µF) 
fmax 400 - - kHz 
Sawtooth Peak Voltage (VCC = +35 V) VOSC(P) - 3.0 3.5 
V 
Sawtooth Valley Voltage (VCC = +8.0 V) VOSC(V) 0.45 08 - 
V 
ERROR AMPLIFIER SECTION (Note 9. 
Input Offset Voltage (Rs < 2.0 kit) V10 - 2.0 10 mV 
Input Bias Current IlB - -350 -2000 nA 
Input Offset Current lip - 35 200 nA 
DC Open Loop Gain (RL z 10 Mid) AVOL 60 72 - dB 
High Output Voltage 
(VPin I-VPin 22 +150 mV, (source = 100 µA) 
VOH 3.6 4.2 - V 
Low Output Voltage 
(VPin 2-VPin 12 +150 mV. (sink = 100 l, A) 
VOL - 0.2 0.4 V 
Common Mode Rejection Ratio (R3 <- 2.0 kit) CMRR 70 94 - dB 
Power Supply Rejection Ratio (+12 V5 VOC < +18 V) PSBR 66 80 - dB 
5. Maximum junction temperature must be observed. 
6. Tio,,,, = 0'C Thigh = +125°C 
7. IL =0 mA unless otherwise noted. 
8. fos = 40 kHz (RT = 4.12 kI2 ±1%, CT = 0.01 µF ±1%, RD =0 f2) 
9.0VSVcMS+5.2V. 
http: l/onsemi. com 
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SG3526 
ELECTRICAL CHARACTERISTICS (continued) 
Characteristics 
PWM COMPARATOR SECTION (Note 10. ) 
Symbol Min Typ Max Unit 
Minimum Duty Cycle DCmin - - 0 % 
(VCompensation = +0.4 V) 
Maximum Duty Cycle DCmax 45 49 - 
(VComponsation = +3.6 V) 
DIGITAL PORTS (SYRO, SHUTDOWR, RESET) 
Output Voltage V 
(High Logic Level) (Isourco = 40 µA) VOH 2.4 4.0 - 
(Low Logic Level) (Isink = 3.6 mA) VOL - 0.2 0.4 
Input Current - High Logic Level 11A 
(High Logic Level) (VIH = +2.4 V) IN - -125 -200 
(Low Logic Level) (Vii _ +0.4 V) lip - -225 -360 
CURRENT LIMIT COMPARATOR SECTION (Note 12. ) 
Sense Voltage (RS 5 50 S2) Vsense 80 100 120 mV 
Input Bias Current lIB - -3.0 -10 pA 
Sense Voltage (RS 5 50 S2) 
Input Bias Current 
SOFT-START SECTION 
Error Clamp Voltage (Reset = +0.4 V) - 0.1 0.4 
V 
I Cson-si, ri Charging Current (i_ +2.4 V) 
Ics 50 100 150 µA 
Error Clamp Voltage (Reset = +0.4 V) 
Cson-si, i Charging Current (i_ +2.4 V) 
= +15 Vdc. unless otherwise noted. 
Output High Level VOH V 
(source = 20 mA 12.5 13.5 - 
Isource = 100 mA 12 13 - 
Output Low Level VOL V 
(sink = 20 mA - 0.2 0.3 
(sink = 100 mA - 1.2 
2.0 
Collector Leakage. VC = +40 V IC(leak) - 50 150 µA 
Rise Time (CL = 1000 pF) tr - 0.3 0.6 Ps 
Fall Time (CL = 1000 pF) tt - 0.1 0.2 µs 
Supply Current Icc - 18 30 mA 
( u$don=+0.4V. VCC=+35V. RT=4.12ku2) 









-3.0 1 -10 
0.1 0.4 
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Figure 2. Reference Stability over Temperature 
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II Illlln III IIIIrm 




N 1.0k 10k 100k 
1, FREQUENCY (Hz) 
1.0 M 10M 
Figure 4. Error Amplifier Open Loop 
Frequency Response 
T 
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Figure 3. Reference Voltage as a 
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Figure 5. Current Limit Comparator Threshold 
f v 
111 ý 
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200 
Figure 7. Output Driver Saturation Voltage as a 
Function of Sink Current 
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Figure 8. VC Saturation Voltage as a 
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Figure 11. Undervoltage Lockout 
The metering Flip-Flop is an asynchronous data latch 
which suppresses high frequency oscillations by allowing 
only one PWM pulse per oscillator cycle. 
PWM The memory Flip-Flop prevents double pulsing in a 
push-pull configuration by remembering which output 
produced the last pulse. 




























To Driver A 
To Driver B 






May be required with some types of transistors 
Figure 13. Extending Reference 
Output Current Capability 












V, af Gnd 
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'SC =\ RS / 
Figure 16. Foldback Current Limiting 
SG3526 
The totem pole output drivers of the SG3526 are ideally 
suited for driving the input capacitance of power FETs at 
high speeds. 
Figure 17. Soft-Start Circuity Figure 18. Driving VMOS Power FETs 
11 


























In the above circuit, current limiting is accomplished by using the 
current limit comparator output to reset the soft-start capacitor. 




Figure 21. Single-Ended Configuration 
Figure 20. Flyback Converter with 
Current Limiting 
Figure 22. Push-Pull Configuration 
T1 
11 
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I POSMO%A. TO: LRANCC OF LEADS C. SHALL 
BE WITHIN 025 mm (0.0101 AT MAXIMUM 
MATERIAL CONDITION, IN RELATION TO SEATING 
PLANE AND EACH OTHER 
2 DIMENSION L TO CENTER OF LEADS WHEN 
FORMED PARALLEL 
3 DIMENSION B DOES NOT INCLUDE MOLD FLASH. 
4 CONTROLLING DIMENSION INCH. 
INCHES MILLIM ETERS 
DIM MIN MAX MIN MAX 
A 0.875 0915 22.22 23 24 
B 0 240 0260 6 10 660 
C 0140 0180 356 457 
D 0014 0022 06 
F 0050 0070 1.27 1.78 
G I R 
N 0040 0060 1 02 1 52 
J OOCB 0012 020 030 
K 0.115 0.135 2.92 3 43 
L O300BSC 762 BSC 
M 0" 15° 0° 15° 
N 0 0: 0 0040 0.51 1 02 
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